US5563773A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor module having multiple insulation and wiring layers
Assignee: Toshiba Corp
•
Filing: 1994-11-04
•
Granted: 1996-10-08
•
Expires: 2014-11-04
Abstract
Abstract A memory IC having an SOJ type package is mounted on a metal wiring layer on the surface of the outer layer of a multilevel interconnection board. Protecting portions are formed on the package of the memory IC. The protecting portions contact the surface of the metal wiring layer when the memory IC is mounted on the multilevel level interconnection board. The shape of the projecting portions can be of various types, e.g., circular cylinders or prisms. Heat generated within the memory IC is transmitted to the metal wiring layer through the projecting portions. A first insulating layer has first and second surfaces. Wiring layers are formed on each of the first and second surfaces of the first insulating layer, and first and second semiconductor chips are connected to those wiring layers. First and second resin layers cover the whole surface of the outermost wiring layers and the first and second semiconductor chips.
Inventors
- 👤 Akio Katsumata
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 10:12
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H05; H05K; H05K1/00; H05K1/02; H05K1/0201; H05K1/0203; H05K1/0209; H05K1/0213; H05K1/0216; H05K1/023; H05K1/18; H05K1/181; H10W70/00; H10W70/60; H10W70/611; H10W70/67; H10W70/68; H10W70/685; H05K2201/00; H05K2201/07; H05K2201/0707; H05K2201/0715; H05K2201/09; H05K2201/09209; H05K2201/09654; H05K2201/09781; H05K2201/10; H05K2201/10431; H05K2201/10507; H05K2201/10515; H05K2201/10545; H05K2201/10553; H05K2201/10613; H05K2201/10621; H05K2201/10689; H05K2201/10954; H05K2201/10969; H05K3/00; H05K3/30; H05K3/303; H05K3/32; H05K3/34; H05K3/341; H05K3/3421; Y; Y02; Y02P; Y02P70/00; Y02P70/50
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
154 words
A semiconductor module, comprising: a first insulating layer having first and second surfaces; a first wiring layer on the first surface of the first insulating layer; a first semiconductor chip connected to the first wiring layer; a second insulating layer on the first wiring layer excluding an area on which the first semiconductor chip is mounted; a second wiring layer on the second insulating layer; a first resin layer covering a whole surface of the second wiring layer and the first semiconductor chip; a third wiring layer on the second surface of the first insulating layer; a second semiconconductor chip connected to the third wiring layer; a third insulating layer on the third wiring layer excluding an area on which the second semiconductor chip is mounted; a fourth wiring layer on the third insulating layer; and a second resin layer covering a whole surface of the fourth wiring layer and the second semiconductor chip.
Claim 2
Dependent Claim
154 words
A semiconductor module, comprising: a first insulating layer having first and second surfaces; a first wiring layer on the first surface of the first insulating layer; a first semiconductor chip connected to the first wiring layer; a second insulating layer on the first wiring layer excluding an area on which the first semiconductor chip is mounted; a second wiring layer on the second insulating layer; a first resin layer covering a whole surface of the second wiring layer and the first semiconductor chip; a third wiring layer on the second surface of the first insulating layer; a second semiconconductor chip connected to the third wiring layer; a third insulating layer on the third wiring layer excluding an area on which the second semiconductor chip is mounted; a fourth wiring layer on the third insulating layer; and a second resin layer covering a whole surface of the fourth wiring layer and the second semiconductor chip.
Claim 3
Dependent Claim
31 words
A semiconductor module according to claim 1, wherein a distance from a surface of the first resin layer to a surface of the second resin layer is less than 0.9 mm.
Claim 4
Dependent Claim
17 words
A semiconductor module according to claim 1, wherein the first and second semiconductor chips are memory chips.
Claim 5
Dependent Claim
212 words
A semiconductor module, comprising: a first insulating layer having first and second surfaces; a first wiring layer on the first surface of the first insulating layer; a first semiconductor chip connected to the first wiring layer; a second insulating layer on the first wiring layer excluding an area on which the first semiconductor chip is mounted; a second wiring layer on the second insulating layer; a third insulating layer on the second wiring layer excluding an area on which the first semiconductor chip is mounted; a third wiring layer on the third insulating layer; a first resin covering a whole surface of said third wiring layer and the first semiconductor chip; a fourth wiring layer on the second surface of the first insulating layer; a fifth wiring layer on the fourth insulating layer; a second semiconductor chip connected to the fourth wiring layer; a fourth insulating layer on the fourth wiring layer excluding an area on which the second semiconductor chip is mounted; a fifth insulating layer on the fifth wiring layer excluding an area on which the second semiconductor chip is mounted; a sixth wiring layer on the fifth insulating layer; and a second resin layer covering a whole surface of the sixth wiring layer and on the second semiconductor layer.
Claim 6
Dependent Claim
212 words
A semiconductor module, comprising: a first insulating layer having first and second surfaces; a first wiring layer on the first surface of the first insulating layer; a first semiconductor chip connected to the first wiring layer; a second insulating layer on the first wiring layer excluding an area on which the first semiconductor chip is mounted; a second wiring layer on the second insulating layer; a third insulating layer on the second wiring layer excluding an area on which the first semiconductor chip is mounted; a third wiring layer on the third insulating layer; a first resin covering a whole surface of said third wiring layer and the first semiconductor chip; a fourth wiring layer on the second surface of the first insulating layer; a fifth wiring layer on the fourth insulating layer; a second semiconductor chip connected to the fourth wiring layer; a fourth insulating layer on the fourth wiring layer excluding an area on which the second semiconductor chip is mounted; a fifth insulating layer on the fifth wiring layer excluding an area on which the second semiconductor chip is mounted; a sixth wiring layer on the fifth insulating layer; and a second resin layer covering a whole surface of the sixth wiring layer and on the second semiconductor layer.
Claim 7
Dependent Claim
189 words
A semiconductor module, comprising: a first insulating layer having first and second surfaces; a first wiring layer on the first surface of the first insulating layer; a second insulating layer on the first wiring layer; a second wiring layer on the second insulating layer; a first semiconductor chip connected to the second wiring layer; a third insulating layer on the second wiring layer excluding an area on which the first semiconductor chip is mounted; a third wiring layer on the third insulating layer; a first resin layer covering a whole surface of the third wiring layer and the first semiconductor chip; a fourth wiring layer on the second surface of the first insulating layer; a fourth insulating layer on the fourth wiring layer; a fifth wiring layer on the fourth insulating layer; a second semiconductor chip connected to the fifth wiring a fifth insulating layer on the fifth wiring layer excluding an area on which the second semiconductor chip is mounted; a sixth wiring layer on the fifth insulating layer; and a second resin layer covering a whole surface of the sixth wiring layer and the second semiconductor chip.
Claim 8
Dependent Claim
189 words
A semiconductor module, comprising: a first insulating layer having first and second surfaces; a first wiring layer on the first surface of the first insulating layer; a second insulating layer on the first wiring layer; a second wiring layer on the second insulating layer; a first semiconductor chip connected to the second wiring layer; a third insulating layer on the second wiring layer excluding an area on which the first semiconductor chip is mounted; a third wiring layer on the third insulating layer; a first resin layer covering a whole surface of the third wiring layer and the first semiconductor chip; a fourth wiring layer on the second surface of the first insulating layer; a fourth insulating layer on the fourth wiring layer; a fifth wiring layer on the fourth insulating layer; a second semiconductor chip connected to the fifth wiring a fifth insulating layer on the fifth wiring layer excluding an area on which the second semiconductor chip is mounted; a sixth wiring layer on the fifth insulating layer; and a second resin layer covering a whole surface of the sixth wiring layer and the second semiconductor chip.
References Cited (Backward Citations)
US3649950A
Cited
EP0052738A1
Cited
JPS57211259A
Cited
EP0112760A1
Cited
JPS59213149A
Cited
US4809058A
Cited
JPS62155525A
Cited
JPS6352461A
Cited
JPS63100756A
Cited
JPS6430297A
Cited
JPH01303745A
Cited
US4973799A
Cited
US5371653A
Cited
JPH02249290A
Cited
US5258649A
Cited
JPH03188698A
Cited
JPH03214763A
Cited
JPH0458549A
Cited
US5241456A
Cited
JPH04287348A
Cited
US5285352A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-08 | 2000-04-08 | 2000-10-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-08 | 2004-04-08 | 2004-10-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-08 | 2008-04-08 | 2008-10-08 | $7700.00 | Window Closed / Lapsed |