← Back to Patent Explorer
US4973799A Expired / Lapsed US ⏱️ 0.0 years remaining

Printed circuit board for use with an image forming apparatus

Assignee: Konica Minolta Inc
•
Filing: 1989-08-21
•
Granted: 1990-11-27
•
Expires: 2009-08-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit board for mounting a CPU for controlling an image processing apparatus, comprising a multilayered circuit board for mounting the CPU, and a shield layer for shielding the multilayered circuit board without connecting the shield layer to the circuits of the board. The circuits of the multilayered circuit board are produced by a printing or an electrolytic plating method or an electroless plating method.

Inventors

  • 👤 Utami Soma
  • 👤 Yasufumi Koseki
  • 👤 Minoru Asakawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 04:22
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/0213; H05K1/0216; H05K1/0218; G; G03; G03G; G03G15/00; G03G15/50; H05K1/0296; H05K1/0298; H05K2201/00; H05K2201/07; H05K2201/0707; H05K2201/0715; H05K2201/09; H05K2201/09209; H05K2201/0929; H05K2201/09327; H05K2201/10; H05K2201/10431; H05K2201/10553; H05K2201/10613; H05K2201/10621; H05K2201/10689

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 107 words
An arrangement for mounting a CPU for controlling an image processing apparatus, the arrangement comprising: a base, the base having a first side including a first surface, and a second side which is opposite to the first side, a CPU being mounted on the base and being located on the first side of the base in proximity to the first surface; a plurality of circuit layers located on the second side of the base; at least one insulating layer located between each of the circuit layers; and means comprising a shield layer for shielding the CPU from at least one of the electromagnetic noise and electrostatic noise.
Claim 2
Dependent Claim 107 words
An arrangement for mounting a CPU for controlling an image processing apparatus, the arrangement comprising: a base, the base having a first side including a first surface, and a second side which is opposite to the first side, a CPU being mounted on the base and being located on the first side of the base in proximity to the first surface; a plurality of circuit layers located on the second side of the base; at least one insulating layer located between each of the circuit layers; and means comprising a shield layer for shielding the CPU from at least one of the electromagnetic noise and electrostatic noise.
Claim 3
Dependent Claim 15 words
The arrangement of claim 1, wherein the shielding means is unconnected to the circuit layers.
Claim 4
Dependent Claim 11 words
The arrangement of claim 1, wherein the shielding means is grounded.
Claim 5
Dependent Claim 17 words
The arrangement of claim 1, wherein the base and the shield layer are substantially parallel planar surfaces.
Claim 6
Dependent Claim 17 words
The arrangement of claim 1, wherein the shield layer is on the first surface of the base.
Claim 7
Dependent Claim 34 words
The arrangement of claim 1, wherein the shield layer is between the base and the plurality of circuit layers, and a second base is between the shield layer and the plurality of circuit layers.
Claim 8
Dependent Claim 18 words
The arrangement of claim 1, wherein the shield layer is between two adjacent ones of the circuit layers.
Claim 9
Dependent Claim 19 words
The arrangement of claim 1, wherein the plurality of circuit layers is between the base and the shield layer.
Claim 10
Dependent Claim 102 words
A circuit board for mounting a component, the circuit board comprising: a base, the base having a first side including a first surface, and a second side which is opposite to the first side, a component being mounted on the base and being located on the first side of the base in proximity to the first surface; a plurality of circuit layers located on the second side of the base; at least one insulating layer located between each of the circuit layers; and means comprising a shield layer for shielding the component from at least one of electromagnetic noise and electrostatic noise.
Claim 11
Dependent Claim 102 words
A circuit board for mounting a component, the circuit board comprising: a base, the base having a first side including a first surface, and a second side which is opposite to the first side, a component being mounted on the base and being located on the first side of the base in proximity to the first surface; a plurality of circuit layers located on the second side of the base; at least one insulating layer located between each of the circuit layers; and means comprising a shield layer for shielding the component from at least one of electromagnetic noise and electrostatic noise.
Claim 12
Dependent Claim 16 words
The circuit board of claim 9, wherein the shielding means is unconnected to the circuit layers.
Claim 13
Dependent Claim 12 words
The circuit board of claim 9, wherein the shielding means is grounded.
Claim 14
Dependent Claim 18 words
The circuit board of claim 9, wherein the abase and the shield layer are substantially parallel planar surfaces.
Claim 15
Dependent Claim 18 words
The circuit board of claim 9, wherein the shield layer is on the first surface of the base.
Claim 16
Dependent Claim 35 words
The circuit board of claim 9, wherein the shield layer is between the base and the plurality of circuit layers, and a second base is between the shield layer and the plurality of circuit layers.
Claim 17
Dependent Claim 19 words
The circuit board of claim 9, wherein the shield layer is between two adjacent ones of the circuit layers.
Claim 18
Dependent Claim 20 words
The circuit board of claim 9, wherein the plurality of circuit layers is between the base and the shield layer.

References Cited (Backward Citations)

US3680005A Cited
US3417294A Cited
GB2039153A Cited
US4554405A Cited
US4498122A Cited
US4754371A Cited
US4675788A Cited
US4743710A Cited
US4801489A Cited
US4816616A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-11-26 1994-05-28 1994-11-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-11-26 1998-05-28 1998-11-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-11-26 2002-05-28 2002-11-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag