← Back to Patent Explorer
JPH0458549A Expired / Lapsed JP ⏱️ 0.0 years remaining

Mounting structure for semiconductor device

Assignee: NEC Corp
•
Filing: 1990-06-28
•
Granted: —
•
Expires: 2010-06-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To enhance a heat-dissipating effect and a high speed by a method wherein, when a semiconductor device is mounted, a signal line is extracted by using a metal lead and a power line and a GND line are extracted by using electrode blocks. CONSTITUTION:A multilayer interconnection layer 2 is formed on the main surface of an IC chip 1; and electrode blocks 5a and 5b are bonded to electrode pads 3a and 3b by using a solder 4. Then, a signal line is extracted to a connecting pad 15 via a metal lead 14. The electrode blocks 5a and 5b are used as extraction electrodes for GND use and for power use; and they are endowed with heat-dissipating routes. In addition, the metal lead 14 is endowed with a low-inductance property. Thereby, a high-speed performance can be realized without using a special cooling system.

Inventors

  • 👤 Teruo Kusaka
  • 👤 日下 輝雄

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-04 23:02
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/701

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag