US5545904A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Personalizable gate array devices
Assignee: Quick Tech Ltd
•
Filing: 1993-06-23
•
Granted: 1996-08-13
•
Expires: 2013-06-23
Abstract
Abstract Customizable semiconductor/devices, integrated circuit gate arrays and techniques to produce same are disclosed. The devices comprise integrated circuit blanks having a collection of semiconductor elements and at least one metal layer including fusible links interconnecting said collection of semiconductor elements into an inoperably connected integrated circuit blank. At least one metal layer is first etched thereby to define a pattern of conductors. A passivation layer is provided over at least one metal layer, afterwhich at least one metal layer is etched a second time for selectably removing the fusible links, thereby converting the inoperable integrated circuit blank into a selected operable electronic function.
Inventors
- 👤 Zvi Orbach
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 03:41
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; H10D86/00; H10W20/49; H10W20/493; H10W20/494
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
83 words
A CMOS gate array device comprising: a substrate, a collection of individual semiconductor elements formed on the substrate, and a plurality of links interconnecting the collection of individual semiconductor elements into an inoperably connected CMOS gate array device, some of said plurality of links having designated fuse locations, said collection of semiconductor elements being interconnected for converting the inoperable CMOS gate array device into a selected operable electronic function upon disconnection of predetermined ones of plurality of links at said designated fuse locations.
Claim 2
Dependent Claim
83 words
A CMOS gate array device comprising: a substrate, a collection of individual semiconductor elements formed on the substrate, and a plurality of links interconnecting the collection of individual semiconductor elements into an inoperably connected CMOS gate array device, some of said plurality of links having designated fuse locations, said collection of semiconductor elements being interconnected for converting the inoperable CMOS gate array device into a selected operable electronic function upon disconnection of predetermined ones of plurality of links at said designated fuse locations.
Claim 3
Dependent Claim
26 words
A CMOS gate array device according to claim 1, wherein said collection of semiconductor elements is comprised of transistors, and the substrate is comprised of silicon.
Claim 4
Dependent Claim
55 words
A CMOS gate array device according to claim 1, wherein said plurality of links comprise a first plurality of connection links operative to provide a plurality of connections between individual semiconductor elements to define functional groupings thereof, and a second plurality of connection links operative to provide a plurality of connections between the functional groupings.
Claim 5
Dependent Claim
55 words
A CMOS gate array device according to claim 2, wherein said plurality of links comprise a first plurality of connection links operative to provide a plurality of connections between individual semiconductor elements to define functional groupings thereof, and a second plurality of connection links operative to provide a plurality of connections between the functional groupings.
Claim 6
Dependent Claim
15 words
A CMOS gate array according to claim 3, wherein said functional groupings define individual cells.
Claim 7
Dependent Claim
15 words
A CMOS gate array according to claim 4, wherein said functional groupings define individual cells.
Claim 8
Dependent Claim
39 words
A CMOS gate array device according to claim 3, wherein both the first and second pluralities of connection links are fusible for defining the operable function of the device upon the fusing of predetermined one of said connection links.
Claim 9
Dependent Claim
38 words
A CMOS gate array device according to claim 4, wherein both the first and second pluralities of connection links are fusible for defining the operable function of the integrated circuit upon the fusing of the predetermined connection links.
Claim 10
Dependent Claim
32 words
A CMOS gate array device according to claim 1, wherein said plurality of links are arranged for fusing in response to the direct application of separating means from an external fusing apparatus.
Claim 11
Dependent Claim
32 words
A CMOS gate array device according to claim 2, wherein said plurality of links are arranged for fusing in response to the direct application of separating means from an external fusing apparatus.
Claim 12
Dependent Claim
28 words
A CMOS gate array device according to claim 9, wherein said separating means is laser radiation directed to the fusible links and from an external laser cutter apparatus.
Claim 13
Dependent Claim
28 words
A CMOS gate array device according to claim 10, wherein said plurality of links interconnect the collection of semiconductor elements for fusing in a plurality of alternative arrangements.
Claim 14
Dependent Claim
107 words
A CMOS gate array device comprising: a substrate, a collection of transistors mounted on the substrate having input/output pins for operating the CMOS gate array device and, a plurality of links connecting the transistors into an inoperable circuit device, said plurality of links having designated fuse locations and being without electrical fusing connections capable of fusing the links at said fuse locations by electrical current supplied through the input/output pins of the circuit, said collection of transistors being interconnected for converting the inoperable circuit device into an operable circuit device upon disconnecting of predetermined ones of said plurality of links at ones of said designated fuse locations.
Claim 15
Dependent Claim
107 words
A CMOS gate array device comprising: a substrate, a collection of transistors mounted on the substrate having input/output pins for operating the CMOS gate array device and, a plurality of links connecting the transistors into an inoperable circuit device, said plurality of links having designated fuse locations and being without electrical fusing connections capable of fusing the links at said fuse locations by electrical current supplied through the input/output pins of the circuit, said collection of transistors being interconnected for converting the inoperable circuit device into an operable circuit device upon disconnecting of predetermined ones of said plurality of links at ones of said designated fuse locations.
Claim 16
Dependent Claim
40 words
A CMOS gate array device according to claim 13 and wherein the transistors have input/output pins and wherein the plurality links are without electrical fusing connections capable of fusing by electrical current supplied through the input/output pins of the device.
Claim 17
Dependent Claim
19 words
An integrated circuit device according to claim 13 and wherein the device is in the form of a die.
References Cited (Backward Citations)
GB1135992A
Cited
US3925684A
Cited
US4197555A
Cited
JPS5378789A
Cited
US4124899A
Cited
US4124899B1
Cited
US4412237A
Cited
US4240094A
Cited
US4233671A
Cited
US4238839A
Cited
US4455495A
Cited
US4325169A
Cited
US4356504A
Cited
US4476478A
Cited
US4590589A
Cited
EP0112693A1
Cited
US4536949A
Cited
JPS6016438A
Cited
US4795720A
Cited
US4924287A
Cited
EP0245014A2
Cited
US4795770A
Cited
EP0336026A1
Cited
EP0303396A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-08-13 | 2000-02-12 | 2000-08-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-08-13 | 2004-02-12 | 2004-08-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-08-13 | 2008-02-12 | 2008-08-13 | $7700.00 | Window Closed / Lapsed |