US5541442A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated compact capacitor-resistor/inductor configuration
Assignee: International Business Machines Corp
•
Filing: 1994-08-31
•
Granted: 1996-07-30
•
Expires: 2014-08-31
Abstract
Abstract An improved configuration of a capacitor formed with FET technology and a resistor and/or conductor is provided. In this configuration a capacitor is formed in which the diffusion zone of the substrate is used as one plate of the capacitor and what would normally be the gate electrode of an FET is used as the other plate of the capacitor, with the two plates being separated by a conventional thin dielectric gate oxide layer. An insulator, such as silicon dioxide overlays the gate electrode, and electrical connections to the gate electrode and diffusion zone are made through the insulator to allow the two plates of the capacitor to be connected to various devices or components as required. The top surface of this insulation layer is also used to form metal resistors. Depending on the value of required resistance, a second insulating layer may be used and a second level of metal used to connect segments of the resistors formed on the first layer of metal to form a longer resistor. This second layer of metal may also be used to form inductors. Moreover both inductors and resistors can be formed; however this may require a third layer of metal for connection purposes.
Inventors
- 👤 Richard F. Keil
- 👤 Ram Kelkar
- 👤 Ilya I. Novof
- 👤 Jeffery H. Oppold
- 👤 Kenneth D. Short
- 👤 Stephen D. Wyatt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 18:31
CPC Classifications
H; H10; H10D; H10D84/00
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
254 words
An integrated circuit structure comprising: a semiconductor substrate, a capacitor having a first plate formed in said semiconductor substrate, and a second plate spaced therefrom and separated by a layer of dielectric material; said first plate comprising a plurality of diffusion zones; wherein said plurality of diffusion zones are separate from each other; said second plate in contact with said layer of dielectric material and said second plate comprising a plurality of second plate regions that are separate from each other and wherein said plurality of second plate regions and said plurality of diffusion zones are in a superposed relation to each other and are formed between said plurality of diffusion zones; a layer of electrically insulating material overlaying said second plate, and having a metal receiving surface spaced from said second plate; a first electrical connector extending from said metal receiving surface through said insulating material and contacting said second plate; a second electrical connector extending from said metal surface through said insulating material and contacting said first plate; said second electrical connector comprising a common metal line connecting said plurality of diffusion zones to thereby form a single diffusion region; said first electrical connector comprising a continuous layer and contacting said plurality of second plate regions and at least one metal circuit element selected from the group of resistors and inductors disposed on said metal receiving surface of said insulating material; whereby the integrated circuit structure is formed of a capacitor with at least one electrically insulated metal circuit element formed thereon.
Claim 2
Dependent Claim
254 words
An integrated circuit structure comprising: a semiconductor substrate, a capacitor having a first plate formed in said semiconductor substrate, and a second plate spaced therefrom and separated by a layer of dielectric material; said first plate comprising a plurality of diffusion zones; wherein said plurality of diffusion zones are separate from each other; said second plate in contact with said layer of dielectric material and said second plate comprising a plurality of second plate regions that are separate from each other and wherein said plurality of second plate regions and said plurality of diffusion zones are in a superposed relation to each other and are formed between said plurality of diffusion zones; a layer of electrically insulating material overlaying said second plate, and having a metal receiving surface spaced from said second plate; a first electrical connector extending from said metal receiving surface through said insulating material and contacting said second plate; a second electrical connector extending from said metal surface through said insulating material and contacting said first plate; said second electrical connector comprising a common metal line connecting said plurality of diffusion zones to thereby form a single diffusion region; said first electrical connector comprising a continuous layer and contacting said plurality of second plate regions and at least one metal circuit element selected from the group of resistors and inductors disposed on said metal receiving surface of said insulating material; whereby the integrated circuit structure is formed of a capacitor with at least one electrically insulated metal circuit element formed thereon.
Claim 3
Dependent Claim
21 words
The structure as defined in claim 1, wherein there are a plurality of said capacitors and resistors formed on said substrate.
Claim 4
Dependent Claim
17 words
The structure as defined in claim 1, wherein a resistor is formed on said metal receiving surface.
Claim 5
Dependent Claim
20 words
The structure as defined in claim 3, wherein there are a plurality of resistors formed on said metal receiving surface.
Claim 6
Dependent Claim
14 words
The structure as defined in claim 3, wherein the resistor is a serpentine-shaped resistor.
Claim 7
Dependent Claim
16 words
The structure as defined in claim 4, wherein said resistors are generally of a planar U-shape.
Claim 8
Dependent Claim
46 words
The structure as defined in claim 4, further characterized by a second layer of electrically insulating material overlying said resistors and having a boundary surface, and connections disposed on the boundary surface of said second layer of electrically insulating material and extending therethrough interconnecting said resistors.
Claim 9
Dependent Claim
23 words
The structure as defined in claim 7, wherein an inductor is disposed on the surface of said second layer of electrically insulating material.
References Cited (Backward Citations)
US3193740A
Cited
US3644850A
Cited
US3864817A
Cited
US4258001A
Cited
US4251326A
Cited
JPS57169267A
Cited
US4419812A
Cited
US4458295A
Cited
US4560963A
Cited
US4853759A
Cited
US4910516A
Cited
US4866502A
Cited
JPH01278771A
Cited
US5196723A
Cited
JPH04147671A
Cited
US5254493A
Cited
JPH0582736A
Cited
US5189593A
Cited
US5283462A
Cited
US5416356A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-30 | 2000-01-29 | 2000-07-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-30 | 2004-01-29 | 2004-07-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-30 | 2008-01-29 | 2008-07-30 | $7700.00 | Window Closed / Lapsed |