Patent US5478007A successfully refreshed from Google Patents.
US5478007A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for interconnection of integrated circuit chip and substrate
Assignee: Amkor Technology Singapore Holding Pte Ltd
•
Filing: 1994-05-11
•
Granted: 1995-12-26
•
Expires: 2014-05-11
Abstract
Abstract According to the invention, a method and structure for flip chip interconnection of an integrated circuit chip to a substrate is provided. The method and structure of the invention overcome the problems associated with interconnecting the chip to the substrate by wirebonding and are less expensive than prior art flip chip interconnection methods and structures. Conventional integrated circuit chips that have been made using wafer fabrication processes for wirebonding chip-level interconnection are electrically connected to a substrate using a flip chip interconnection. Conventional wirebonding equipment can be used to bump chips for use in the invention. In one embodiment of the invention, an integrated circuit includes a semiconductor die mounted on a substrate such that electrically conductive material formed on each of the bond pads of the semiconductor die extends through a corresponding well formed in a dielectric layer on the substrate to contact electrically conductive material formed in the surface of the substrate on which the dielectric layer is situated. In another embodiment of the invention, the electrically conductive material is a coined ball bond, which can have, for instance, a conical section on top of a base section. The wells can be formed by any of a number of methods such as mechanical drilling, laser drilling, chemical etching or plasma etching.
Inventors
- 👤 Robert C. Marrs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 10:06
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W70/00; H10W70/40; H10W70/464; H10W70/468; H10W74/00; H10W74/01; H10W74/012; H10W74/10; H10W74/111; H10W74/114; H10W74/15; H10W72/00; H10W72/01; H10W72/012; H10W72/01221; H10W72/01225; H10W72/20; H10W72/251; H10W72/252; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/851; H10W72/853; H10W72/856; H10W90/00; H10W90/701; H10W90/721; H10W90/724; H10W90/731; H10W90/734; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49144
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
245 words
A method for forming an interconnection between an integrated circuit chip and a substrate, electrically conductive circuitry and a plurality of electrically conductive bond pads being formed on a surface of the integrated circuit chip, electrically conductive material being formed on a first surface of the substrate, a dielectric layer covering the first surface of the substrate including the electrically conductive material, the method comprising the steps of: forming a series of wells through the dielectric layer to selected portions of the electrically conductive material formed on the first surface of the substrate; forming a ball bond on each of selected ones of the bond pads; coining each of the ball bonds into an integral one-piece construction having a base section with a circular flange and an integral protruding section extending from a central portion of said flange, the base section having a seating plane in the form of an annular seating surface facing outwardly from the die surface; and placing the integrated circuit chip adjacent the dielectric material such that the surface of the integrated circuit chip is disposed adjacent the dielectric layer and the protruding section of each of the ball bonds extends into a corresponding well to electrically connect to the electrically conductive material formed on the first surface of the substrate and the annular seating surfaces of the ball bonds are seated on the dielectric layer such that a gap exists between the integrated circuit chip surface and the dielectric layer.
Claim 2
Independent Claim
245 words
A method for forming an interconnection between an integrated circuit chip and a substrate, electrically conductive circuitry and a plurality of electrically conductive bond pads being formed on a surface of the integrated circuit chip, electrically conductive material being formed on a first surface of the substrate, a dielectric layer covering the first surface of the substrate including the electrically conductive material, the method comprising the steps of: forming a series of wells through the dielectric layer to selected portions of the electrically conductive material formed on the first surface of the substrate; forming a ball bond on each of selected ones of the bond pads; coining each of the ball bonds into an integral one-piece construction having a base section with a circular flange and an integral protruding section extending from a central portion of said flange, the base section having a seating plane in the form of an annular seating surface facing outwardly from the die surface; and placing the integrated circuit chip adjacent the dielectric material such that the surface of the integrated circuit chip is disposed adjacent the dielectric layer and the protruding section of each of the ball bonds extends into a corresponding well to electrically connect to the electrically conductive material formed on the first surface of the substrate and the annular seating surfaces of the ball bonds are seated on the dielectric layer such that a gap exists between the integrated circuit chip surface and the dielectric layer.
Claim 3
Dependent Claim
45 words
A method as in claim 1, wherein the step of forming wells through the dielectric layer further comprises forming the wells with laser energy, the intensity and duration of application of the laser energy being controlled such that the laser energy only removes dielectric material.
Claim 4
Dependent Claim
25 words
A method as in claim 1, wherein the step of forming wells through the dielectric layer further comprises etching the wells in the dielectric layer.
Claim 5
Dependent Claim
45 words
A method as in claim 1, wherein each of the ball bonds is coined with a coining tool which includes an indentation which is generally conical in cross-sectional shape such that the protruding section of each ball bond is coined into a generally conical shape.
Claim 6
Dependent Claim
45 words
A method as in claim 1, wherein each of the ball bonds is coined with a coining tool which includes an indentation which is generally a truncated conical shape such that the protruding section of each ball bond is coined into a truncated conical shape.
Claim 7
Dependent Claim
74 words
A method as in claim 1, wherein each of the ball bonds is coined to have a protruding section with a vertical cross-sectional shape such that the width of the cross-section at a first distance above the annular seating surface of the ball bond is less than the width of the cross-section at a second distance above the annular seating surface of the ball bond, the first distance being greater than the second distance.
Claim 8
Dependent Claim
93 words
A method as in claim 1 comprising the additional steps of: providing the wells with an electrically conductive solder; placing the integrated circuit chip adjacent the dielectric material such that the protruding section of each of the coined ball bonds extends into a corresponding well; reflowing the solder filling the wells; and cooling the electrically conductive solder inside the wells such that the coined ball bonds are held in place and electrical connection is made between each coined ball bond and the corresponding electrically conductive material formed on the surface of the substrate.
Claim 9
Dependent Claim
80 words
A method as in claim 1 comprising the additional steps of: providing the wells with an electrically conductive epoxy in a viscous state; and heating and curing the electrically conductive epoxy inside the wells after the step of placing the integrated circuit chip adjacent the dielectric material such that the coined ball bonds are held in place and electrical connection is made between each coined ball bond and the corresponding electrically conductive material formed on the surface of the substrate.
Claim 10
Dependent Claim
30 words
A method as in claim 1, further comprising the step of: filling the gap between the dielectric layer and the surface of the integrated circuit chip with a filling material.
Claim 11
Dependent Claim
14 words
A method as in claim 9 wherein the filling material is a plastic epoxy.
Claim 12
Dependent Claim
40 words
The method as in claim 1, wherein each of the wells have a circular diameter and the diameter of the annular seating surface of the coined ball bonds is greater than the diameter of the wells through the dielectric layer.
Claim 13
Independent Claim
246 words
A method for forming a packaged integrated circuit including a semiconductor die and substrate, electrically conductive circuitry and a plurality of electrically conductive bond pads being formed on a surface of the die, the substrate including electrically conductive traces, vias, and/or regions, a layer of dielectric material being formed on a surface of the substrate, the method comprising the steps of: forming a ball bond on selected ones of the bond pads; coining each of the ball bonds with a coining tool which has an indentation formed in a base surface, the indentation having a generally conical cross-sectional shape and an interior angle between 60°-120° whereby a coined ball bond is formed having a base section and a protruding section, the base section having a seating plane, the protruding section approximately centrally formed on the seating plane of the base section; forming wells through the dielectric layer to electrically conductive material formed on the substrate surface, the location of the wells corresponding to the location of the ball bonds on the die; providing the wells with a hardenable electrically conductive material; placing the die adjacent the dielectric material such that each of protruding sections of the coined ball bonds extend into the corresponding well; and hardening the electrically conductive material inside the wells such that the coined ball bonds are held in place and electrical contact is made between each coined ball bond and the corresponding electrically conductive material formed on the surface of the substrate.
Claim 14
Independent Claim
246 words
A method for forming a packaged integrated circuit including a semiconductor die and substrate, electrically conductive circuitry and a plurality of electrically conductive bond pads being formed on a surface of the die, the substrate including electrically conductive traces, vias, and/or regions, a layer of dielectric material being formed on a surface of the substrate, the method comprising the steps of: forming a ball bond on selected ones of the bond pads; coining each of the ball bonds with a coining tool which has an indentation formed in a base surface, the indentation having a generally conical cross-sectional shape and an interior angle between 60°-120° whereby a coined ball bond is formed having a base section and a protruding section, the base section having a seating plane, the protruding section approximately centrally formed on the seating plane of the base section; forming wells through the dielectric layer to electrically conductive material formed on the substrate surface, the location of the wells corresponding to the location of the ball bonds on the die; providing the wells with a hardenable electrically conductive material; placing the die adjacent the dielectric material such that each of protruding sections of the coined ball bonds extend into the corresponding well; and hardening the electrically conductive material inside the wells such that the coined ball bonds are held in place and electrical contact is made between each coined ball bond and the corresponding electrically conductive material formed on the surface of the substrate.
Claim 15
Dependent Claim
16 words
A method as in claim 12, wherein the interior angle of the indentation measures approximately 110°.
References Cited (Backward Citations)
US3429040A
Cited
US3373481A
Cited
US3838984A
Cited
US4074342A
Cited
US4352120A
Cited
JPS57143838A
Cited
JPS5897849A
Cited
JPS58148434A
Cited
JPS58157147A
Cited
JPS595639A
Cited
JPS5931042A
Cited
JPS5935439A
Cited
JPS5940539A
Cited
JPS59208751A
Cited
JPS6089951A
Cited
JPS6094744A
Cited
US4617730A
Cited
JPS6267829A
Cited
US4825284A
Cited
JPS62281435A
Cited
US4974057A
Cited
US5118370A
Cited
US4818728A
Cited
US4955523A
Cited
JPS63164343A
Cited
JPS63241955A
Cited
JPS63275127A
Cited
JPS63288031A
Cited
JPS63316447A
Cited
JPS6473626A
Cited
JPH01140766A
Cited
JPH01161850A
Cited
JPH01191457A
Cited
US4926241A
Cited
JPH01217935A
Cited
JPH01217936A
Cited
JPH01243533A
Cited
US4967313A
Cited
US5116228A
Cited
JPH02132836A
Cited
JPH02150042A
Cited
JPH02189926A
Cited
US5071787A
Cited
JPH02246236A
Cited
JPH02249248A
Cited
US5010389A
Cited
US5111279A
Cited
US4967950A
Cited
US5056216A
Cited
US5046238A
Cited
US5147084A
Cited
US5105259A
Cited
US5086966A
Cited
JPH04243135A
Cited
US5229647A
Cited
US5088007A
Cited
US5306664A
Cited
US5203075A
Cited
US5249450A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-12-25 | 1999-06-26 | 1999-12-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-12-25 | 2003-06-26 | 2003-12-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-12-25 | 2007-06-26 | 2007-12-26 | $7700.00 | Window Closed / Lapsed |