← Back to Patent Explorer
US5466616A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of producing an LDMOS transistor having reduced dimensions, reduced leakage, and a reduced propensity to latch-up

Assignee: United Microelectronics Corp
•
Filing: 1994-04-06
•
Granted: 1995-11-14
•
Expires: 2014-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of producing a reduced-size LDMOS transistor having reduced leakage and latch-up possibility by reducing the vertical projective area of the source electrodes of the LDMOS transistor, which is done by forming first trenches to reach a substrate of the LDMOS transistor.

Inventors

  • 👤 Sheng-Hsing Yang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 03:12
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H10D30/01; H10D30/021; H10D30/028; H10D62/00; H10D62/40; H10D62/405; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/256; Y; Y10; Y10S; Y10S148/00; Y10S148/096; Y10S148/168

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 225 words
A method of forming an LDMOS transistor on a substrate of a first conductivity type, comprises the following steps: (a) forming field oxide on said substrate to define an active region of said LDMOS transistor and forming a floating region insulator on an floating region of the active region; (b) forming a gate for said LDMOS transistor at a location near the floating region insulator; (c) implanting impurities of said first conductivity type into said first conductivity type substrate to form a first region of the first conductivity type and a second region of the first conductivity type, the first region of the first conductivity type forming a drain for said LDMOS transistor; (d) forming a first trench in the second region of the first conductivity type to define residual portions of second region of the first conductivity type as a source for said LDMOS transistor; (e) forming a second trench on the first trench, the second trench being formed in a direction from the first trench into the substrate, the second trench having at least two planes; (f) implanting and diffusing impurities of a second conductivity type into the second trench to form a body region of the second conductivity type, the body region of the second type enclosing the source; and (g) forming drain and source contacts on said drain and source, respectively.
Claim 2
Independent Claim 225 words
A method of forming an LDMOS transistor on a substrate of a first conductivity type, comprises the following steps: (a) forming field oxide on said substrate to define an active region of said LDMOS transistor and forming a floating region insulator on an floating region of the active region; (b) forming a gate for said LDMOS transistor at a location near the floating region insulator; (c) implanting impurities of said first conductivity type into said first conductivity type substrate to form a first region of the first conductivity type and a second region of the first conductivity type, the first region of the first conductivity type forming a drain for said LDMOS transistor; (d) forming a first trench in the second region of the first conductivity type to define residual portions of second region of the first conductivity type as a source for said LDMOS transistor; (e) forming a second trench on the first trench, the second trench being formed in a direction from the first trench into the substrate, the second trench having at least two planes; (f) implanting and diffusing impurities of a second conductivity type into the second trench to form a body region of the second conductivity type, the body region of the second type enclosing the source; and (g) forming drain and source contacts on said drain and source, respectively.
Claim 3
Dependent Claim 29 words
A method of forming LDMOS transistor on a substrate of a first conductivity type as claimed in claim 1, wherein the first trench is formed by reactive ion etching.
Claim 4
Dependent Claim 32 words
A method of forming LDMOS transistor on a substrate of a conductivity first type as claimed in claim 2, wherein the second trench is formed by etching using a solution containing KOH.
Claim 5
Dependent Claim 35 words
A method of forming LDMOS transistor on a substrate of a first conductivity type as claimed in claim 3, wherein the first conductivity type is N type and the second conductivity type is P type.
Claim 6
Dependent Claim 35 words
A method of forming LDMOS transistor on a substrate of a first conductivity type as claimed in claim 3, wherein the first conductivity type is P type and the second conductivity type is N type.
Claim 7
Dependent Claim 25 words
A method of forming LDMOS transistor on a substrate of a first conductivity type as claimed in claim 4, wherein the second trench is V-shaped.
Claim 8
Dependent Claim 25 words
A method of forming LDMOS transistor on a substrate of a first conductivity type as claimed in claim 5, wherein the second trench is V-shaped.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-11-13 1999-05-15 1999-11-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-11-13 2003-05-15 2003-11-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-11-13 2007-05-15 2007-11-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag