US5427973A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for production of SOI transistor device having a storage cell
Assignee: Sony Corp
•
Filing: 1994-04-21
•
Granted: 1995-06-27
•
Expires: 2014-04-21
Abstract
Abstract A wafer bonding method for forming a SOI structure comprising the steps of bringing wafers into proximity in a state with one wafer a slight, substantially uniform clearance away from the other wafer and pressing one point of at least one wafer of the two wafers against the other wafer. In another aspect of the invention, there is provided a method of positioning for photolithography using an alignment mark portions and/or a vernier portions formed on a SOI substrate, which comprises the step of removing semiconductor layer portions corresponding to the alignment mark portions and/or the vernier portions. In further another aspect of the invention, there is provided a new DRAM semiconductor device formed by using SOI structure, which comprises a new pattern of a strage node formed longitudinally along a word line. Further, there is provided a new DRAM semiconductor device formed by using SOI structure, which comprises a unique storage node having a conductive side wall.
Inventors
- 👤 Hiroshi Satoh
- 👤 Yasunori Ohokubo
- 👤 Takeshi Matsushita
- 👤 Toshiyuki Nishihara
- 👤 Makoto Hashimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:45
CPC Classifications
H; H10; H10P; H10P10/00; H10P10/12; H10P10/128; H10W; H10W46/00; H10B; H10B12/00; H10B12/30; H10B12/33; H10B12/37; H10B12/373; H10P72/00; H10P72/04; H10P72/0428; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1914; H10W10/00; H10W10/10; H10W10/181; H10W46/501; Y; Y10; Y10S; Y10S148/00; Y10S148/012; Y10S438/00; Y10S438/975; Y10S438/977
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
242 words
A process for production of a semiconductor device comprising the steps of: forming a step in the surface of a semiconductor substrate and then forming an insulating film layer on the surface of the semiconductor substrate so as to cover the step; forming a conductive layer defining a part of a capacitor storage node on the insulating layer and then forming a dummy layer of a material different from the conductive layer; forming a first node formation hole in the dummy layer using a first etching process so that the surface of the conductive layer is exposed; forming a second node formation hole through the first node formation hole in the conductive layer using a second etching process which is different from the first etching process so that the insulating film layer is exposed; forming a conductive side wall defining a part of the capacitor storage node at the inner periphery of the first node formation hole and second node formation hole; forming successively a capacitor insulating thin film and conductive cell plate layer on the surface of the side wall and the surface of the dummy layer; laying a flattening layer and a support substrate on the cell plate layer; grinding the semiconductor substrate from the rear side until reaching the step to form a thin film semiconductor layer; forming a gate insulating layer at the surface of the film semiconductor layer; and forming word line on the gate insulating layer.
Claim 2
Dependent Claim
242 words
A process for production of a semiconductor device comprising the steps of: forming a step in the surface of a semiconductor substrate and then forming an insulating film layer on the surface of the semiconductor substrate so as to cover the step; forming a conductive layer defining a part of a capacitor storage node on the insulating layer and then forming a dummy layer of a material different from the conductive layer; forming a first node formation hole in the dummy layer using a first etching process so that the surface of the conductive layer is exposed; forming a second node formation hole through the first node formation hole in the conductive layer using a second etching process which is different from the first etching process so that the insulating film layer is exposed; forming a conductive side wall defining a part of the capacitor storage node at the inner periphery of the first node formation hole and second node formation hole; forming successively a capacitor insulating thin film and conductive cell plate layer on the surface of the side wall and the surface of the dummy layer; laying a flattening layer and a support substrate on the cell plate layer; grinding the semiconductor substrate from the rear side until reaching the step to form a thin film semiconductor layer; forming a gate insulating layer at the surface of the film semiconductor layer; and forming word line on the gate insulating layer.
Claim 3
Dependent Claim
282 words
A process for production of a semiconductor device comprising: forming a step in a surface a semiconductor substrate and then forming an insulating film layer on the surface of the semiconductor substrate so as to cover the step; laying a conductive layer defining a part of a capacitor storage node on the insulating layer and then forming a dummy layer of a material different from the conductive layer; forming a first node formation hole in the dummy layer using a first etching process so that the surface of the conductive layer is exposed; forming a second node formation hole through the first node formation hole in the conductive layer using a second etching process which is different from the first etching process so that the insulating film layer is exposed; forming a conductive side wall defining a part of the capacitor storage node at the inner periphery of the first node formation hole and second node formation hole; filling a resist in the first node formation hole and second node formation hole formed with the side walls; using the resist as a mask and etching so that the side wall remains and the dummy layer is removed; removing the resist and successively forming a capacitor insulating thin film and conductive cell plate layer on the inner and outer peripheries of the side wall; forming a flattening layer and a support substrate on the cell plate layer; grinding the semiconductor substrate from the rear side until reaching the step to form a thin film semiconductor layer; forming a gate insulating layer at the surface of the think film semiconductor layer; and forming word line of a predetermined shape on the gate insulating layer.
Claim 4
Dependent Claim
282 words
A process for production of a semiconductor device comprising: forming a step in a surface a semiconductor substrate and then forming an insulating film layer on the surface of the semiconductor substrate so as to cover the step; laying a conductive layer defining a part of a capacitor storage node on the insulating layer and then forming a dummy layer of a material different from the conductive layer; forming a first node formation hole in the dummy layer using a first etching process so that the surface of the conductive layer is exposed; forming a second node formation hole through the first node formation hole in the conductive layer using a second etching process which is different from the first etching process so that the insulating film layer is exposed; forming a conductive side wall defining a part of the capacitor storage node at the inner periphery of the first node formation hole and second node formation hole; filling a resist in the first node formation hole and second node formation hole formed with the side walls; using the resist as a mask and etching so that the side wall remains and the dummy layer is removed; removing the resist and successively forming a capacitor insulating thin film and conductive cell plate layer on the inner and outer peripheries of the side wall; forming a flattening layer and a support substrate on the cell plate layer; grinding the semiconductor substrate from the rear side until reaching the step to form a thin film semiconductor layer; forming a gate insulating layer at the surface of the think film semiconductor layer; and forming word line of a predetermined shape on the gate insulating layer.
Claim 5
Dependent Claim
77 words
A process as set forth in claim 1, wherein said first etching process uses an etchant which removes the material from which said dummy layer is formed and which has little effect on the material from which the conductive layer is formed and wherein said second etching process uses an etchant which removes the material from which said conductive layer is formed and which has little effect on the material from which the dummy layer is formed.
Claim 6
Dependent Claim
77 words
A process as set forth in claim 2, wherein said first etching process uses an etchant which removes the material from which said dummy layer is formed and which has little effect on the material from which the conductive layer is formed and wherein said second etching process uses an etchant which removes the material from which said conductive layer is formed and which has little effect on the material from which the dummy layer is formed.
Claim 7
Dependent Claim
79 words
A process as set forth in claim 1, further comprising the steps of: forming said dummy layer of a first material which is susceptible to a first etchant and which is resistant to a second different etchant; forming said conductive layer of a second material which is resistant to the first etchant and which is susceptible to the second etchant; using the first etchant in said first etching process; and using said second etchant in said second etching process.
Claim 8
Dependent Claim
79 words
A process as set forth in claim 2, further comprising the steps of: forming said dummy layer of a first material which is susceptible to a first etchant and which is resistant to a second different etchant; forming said conductive layer of a second material which is resistant to the first etchant and which is susceptible to the second etchant; using the first etchant in said first etching process; and using said second etchant in said second etching process.
Claim 9
Dependent Claim
22 words
A process as set forth in claim 2, wherein the support substrate is bonded to said cell plate layer using wafer bonding.
Claim 10
Dependent Claim
16 words
A process as set forth in claim 7, wherein said support substrate comprises a silicon wafer.
References Cited (Backward Citations)
US4970564A
Cited
US5102819A
Cited
US5231045A
Cited
US5196365A
Cited
US5013681A
Cited
US5185282A
Cited
US5034343A
Cited
US5131968A
Cited
US5262347A
Cited
US5231044A
Cited
US5229305A
Cited
US5236118A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-06-26 | 1998-12-26 | 1999-06-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-06-26 | 2002-12-26 | 2003-06-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-06-26 | 2006-12-26 | 2007-06-27 | $7700.00 | Window Closed / Lapsed |