Patent US5403769A successfully refreshed from Google Patents.
US5403769A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for producing a semiconductor device
Assignee: Denso Corp
•
Filing: 1994-03-15
•
Granted: 1995-04-04
•
Expires: 2014-03-15
Abstract
Abstract A process for producing a semiconductor device of the type having a semiconductor substrate; a semiconductor layer disposed on the semiconductor substrate; a first element formed in a region of the semiconductor layer and having a perimeter including a bottom; a second element formed in another region of the semiconductor layer; an insulating layer surrounding the perimeter of the first element, for electrically insulating and separating the first element from the second element and the semiconductor substrate; an electrical shield layer disposed between the insulating layer and the first element, surrounding the perimeter of the first element, and adapted to a reference electric potential applied thereto, for shielding the first element from an electrical fluctuation of the semiconductor substrate caused by the second element; and an electrode for applying the reference electric potential to the electrical shield layer.
Inventors
- 👤 Tetsuo Fujii
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 05:30
CPC Classifications
H; H10; H10D; H10D86/00; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10W; H10W42/00; H10W42/20; Y; Y10; Y10S; Y10S148/00; Y10S148/012; Y10S148/05; Y10S148/135
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
233 words
A process for producing a semiconductor device, comprising the steps of: a first step of forming on one of the principal surfaces of a first semiconductor substrate a concavity and a groove located in a region of said concavity, surrounding said region, and having a depth greater than that of said concavity; a second step of forming an insulating layer in said concavity at least in said groove and on said one region; a third step of forming an electroconductive layer as an electrical shield in said concavity in said groove and on said one region in a manner such that said electroconductive layer is electrically separated from said first semiconductor substrate by said insulating layer; a fourth step of bonding said one principal surface of said first semiconductor substrate and one of the principal surfaces of a second semiconductor substrate in a manner such that said electroconductive layer is electrically separated from said second semiconductor substrate; a fifth step of exposing said insulating layer at least in said groove from the other principal surface of said first semiconductor substrate; and a sixth step of forming a first semiconductor element in said first semiconductor substrate in said one region surrounded by said electroconductive layer and forming a second vertical semiconductor element in said other region of said first semiconductor substrate, said second semiconductor element having an element region in said second semiconductor substrate.
Claim 2
Dependent Claim
233 words
A process for producing a semiconductor device, comprising the steps of: a first step of forming on one of the principal surfaces of a first semiconductor substrate a concavity and a groove located in a region of said concavity, surrounding said region, and having a depth greater than that of said concavity; a second step of forming an insulating layer in said concavity at least in said groove and on said one region; a third step of forming an electroconductive layer as an electrical shield in said concavity in said groove and on said one region in a manner such that said electroconductive layer is electrically separated from said first semiconductor substrate by said insulating layer; a fourth step of bonding said one principal surface of said first semiconductor substrate and one of the principal surfaces of a second semiconductor substrate in a manner such that said electroconductive layer is electrically separated from said second semiconductor substrate; a fifth step of exposing said insulating layer at least in said groove from the other principal surface of said first semiconductor substrate; and a sixth step of forming a first semiconductor element in said first semiconductor substrate in said one region surrounded by said electroconductive layer and forming a second vertical semiconductor element in said other region of said first semiconductor substrate, said second semiconductor element having an element region in said second semiconductor substrate.
Claim 3
Dependent Claim
31 words
A process according to claim 1, further comprising the step of, after said forming of said electroconductive layer during said third step, forming an insulating layer which encloses said electroconductive layer.
Claim 4
Dependent Claim
50 words
A process according to claim 1, further comprising the step of exposing said electroconductive layer in said groove from said other principal surface of said first semiconductor substrate and forming an electrode on said electroconductive layer for applying an electric potential to the thus exposed portion of said electroconductive layer.
Claim 5
Dependent Claim
50 words
A process according to claim 2, further comprising the step of exposing said electroconductive layer in said groove from said other principal surface of said first semiconductor substrate and forming an electrode on said electroconductive layer for applying an electric potential to the thus exposed portion of said electroconductive layer.
Claim 6
Dependent Claim
20 words
A process according to claim 1, including forming said electroconductive layer in said third step of a doped polycrystalline silicon.
Claim 7
Dependent Claim
20 words
A process according to claim 2, including forming said electroconductive layer in said third step of a doped polycrystalline silicon.
Claim 8
Dependent Claim
20 words
A process according to claim 3, including forming said electroconductive layer in said third step of a doped polycrystalline silicon.
Claim 9
Dependent Claim
21 words
A process according to claim 1, including forming a plurality of logic elements as said first element in said sixth step.
Claim 10
Dependent Claim
20 words
A process according to claim 8, including forming said plurality of logic elements with respective silicon-on-insulator films of different thicknesses.
References Cited (Backward Citations)
US3722079A
Cited
US3865649A
Cited
US3990102A
Cited
US4617193A
Cited
US4661202A
Cited
US4599792A
Cited
US4807012A
Cited
JPS62213272A
Cited
JPS6365641A
Cited
US4963505A
Cited
JPH01112746A
Cited
JPH01144665A
Cited
JPH01225353A
Cited
JPH01225349A
Cited
JPH01226166A
Cited
US4839309A
Cited
JPH01251635A
Cited
JPH01302739A
Cited
US4942447A
Cited
US5204282A
Cited
US5164218A
Cited
US5145795A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-04-03 | 1998-10-03 | 1999-04-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-04-03 | 2002-10-03 | 2003-04-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-04-03 | 2006-10-03 | 2007-04-04 | $7700.00 | Window Closed / Lapsed |