US4942447A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Borderless master slice CMOS device
Assignee: Samsung Electronics Co Ltd
•
Filing: 1989-05-25
•
Granted: 1990-07-17
•
Expires: 2009-05-25
Abstract
Abstract A borderless master slice semiconductor device is disclosed which comprises a plurality of first conduction type well regions arranged in a matrix type on the whole face of a second conduction type wafer; a plurality of second conduction type MOS transistor groups; a plurality of first conduction type diffusion regions arranged alterntely with the said second conduction type MOS transistor groups on the same row; a plurality of first conduction type MOS transistor groups arranged in a row direction facing opposingly with said second conduction type MOS transistor groups; and a plurality of second conduction type diffusion regions arranged alternately with said first conduction type MOS transistor groups on the same row. The device of the present invention thus constituted will bring the result that the master chip can be designed arbitrarily upon to the optimum size correspondingly with customer's order and that the production process can be singularized and the product control can be simplified.
Inventors
- 👤 Hak-song Park
- 👤 Byoung-jin Choi
- 👤 Heung-chul Oh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 02:07
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; H10W; H10W72/00; H10W72/90; H10W72/931; H10W72/932
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
217 words
A borderless master slice semiconductor device, comprising: a plurality of first conduction type independent well regions arranged on the whole area of a second conduction type semiconductor wafer in a row direction; a plurality of second conduction type MOS transistor groups arranged in a row direction within said first conduction type independent well regions, each of said second conduction type MOS transistor groups having respectively current paths connected in series and gate terminals arranged in parallel in a row direction; a plurality of first conduction type diffusion regions arranged at the opposite sides of said second conduction type MOS transistor groups in a line; a plurality of second conduction type intermediate regions disposed between said adjacent first conduction type independent well regions arranged in a column direction; a plurality of first conduction type MOS transistor groups arranged in a row direction within said second conduction type intermediate regions in correspondence to said second conduction type MOS transistor groups within said first conduction type independent well regions, each of said first conduction type MOS transistor groups having current paths connected in a series and gate terminals arranged in parallel in a row direction; and a plurality of second conduction type diffusion regions arranged at the opposite sides of said first conduction type MOS transistor groups in a line.
Claim 2
Dependent Claim
217 words
A borderless master slice semiconductor device, comprising: a plurality of first conduction type independent well regions arranged on the whole area of a second conduction type semiconductor wafer in a row direction; a plurality of second conduction type MOS transistor groups arranged in a row direction within said first conduction type independent well regions, each of said second conduction type MOS transistor groups having respectively current paths connected in series and gate terminals arranged in parallel in a row direction; a plurality of first conduction type diffusion regions arranged at the opposite sides of said second conduction type MOS transistor groups in a line; a plurality of second conduction type intermediate regions disposed between said adjacent first conduction type independent well regions arranged in a column direction; a plurality of first conduction type MOS transistor groups arranged in a row direction within said second conduction type intermediate regions in correspondence to said second conduction type MOS transistor groups within said first conduction type independent well regions, each of said first conduction type MOS transistor groups having current paths connected in a series and gate terminals arranged in parallel in a row direction; and a plurality of second conduction type diffusion regions arranged at the opposite sides of said first conduction type MOS transistor groups in a line.
Claim 3
Dependent Claim
45 words
The borderless master slice semiconductor device according to claim 1, wherein a plurality of the master chips are formed through a multilayer wiring processes including, forming contact holes, forming first layer metal wiring, forming vertical vias, forming second layer metal wiring, and forming bonding pads.
Claim 4
Dependent Claim
43 words
The borderless master slice semiconductor device according to claim 1, wherein two groups of said first conduction type and said second conduction type transistors are provided respectively in said first conduction type well region and in said intermediate region establish a basic cell.
Claim 5
Dependent Claim
39 words
The borderless master slice semiconductor device according to claim 1, wherein at least one of said first conduction transistor groups and one of said second conduction transistor groups are provided to implement an internal logic circuit of master chips.
Claim 6
Dependent Claim
36 words
The borderless master slice semiconductor device according to claim 1, wherein at least one of said first conduction transistor groups and one of said second conduction transistor groups are provided to implement an input/output protection circuit.
Claim 7
Dependent Claim
100 words
The borderless master slice semiconductor device according to claim 1, 3, 4 or 5, wherein said second conduction type semiconductor wafer and said second conduction type immediate regions consist of n-type semiconductors, and said first conduction type well regions consist of p-type semiconductors, a plurality of said second conduction type MOS transistor groups consist of n-channel MOS transistors, a plurality of said first conduction type diffusion regions consist of p + type semiconductors, said first conduction type transistor groups consist of p-channel MOS transistors, and a plurality of said second conduction type diffusion regions consist of n + type semiconductors.
Claim 8
Dependent Claim
100 words
The borderless master slice semiconductor device according to claim 1, 3, 4 or 5, wherein said second conduction type semiconductor wafer and said second conduction type immediate regions consist of p-type semiconductors, and said first conduction type well regions consist of n-type semiconductors, a plurality of said second conduction type MOS Transistor groups consist of p-channel MOS transistors, a plurality of said first conduction type diffusion regions consist of n + type semiconductors, said first conduction type transistor groups consist of n-channel MOS transistors, and a plurality of said second conduction type diffusion regions consist of p + type semiconductors.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-07-16 | 1994-01-15 | 1994-07-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-07-16 | 1998-01-15 | 1998-07-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-07-16 | 2002-01-15 | 2002-07-17 | $7700.00 | Window Closed / Lapsed |