US4771327A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Master-slice integrated circuit having an improved arrangement of transistor elements for simplified wirings
Assignee: NEC Electronics Corp
•
Filing: 1987-06-19
•
Granted: 1988-09-13
•
Expires: 2007-06-19
Abstract
Abstract A gate-array device has a plurality of basic cell lines in the central portion of a semiconductor chip and a plurality of I/O cells at its peripheral portion, the basic cell lines being composed of a plurality of basic cells in which at least one P-channel MOS FET and at least one N-channel MOS FET are disposed in a direction perpendicular to the basic cell lines. In each of the basic cell lines, a predetermined number of P-channel MOS FET's and the predetermined number of N-channel MOS FET's are alternatively disposed in a direction in parallel to the basic cell lines.
Inventors
- 👤 Toshimasa Usui
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 09:48
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
130 words
A semiconductor device comprising a semiconductor substrate, a plurality of basic cell lines formed on said semiconductor substrate and arranged in parallel with one another, each basic cell lines including a plurality of basic cells in which at least one P-channel MOS field effect transistor and at least one N-channel MOS field effect transistor are disposed on a line perpendicular to said basic cell lines, and a first predetermined number of said P-channel MOS field effect transistors and a second predetermined number of said N-channel MOS field effect transistors are alternatively disposed in the direction in parallel with said basic cell lines, and at least two layers of wirings connecting said P- and N-channel MOS field effect transistors to form a plurality of logic circuits and connecting said logic circuits.
Claim 2
Dependent Claim
130 words
A semiconductor device comprising a semiconductor substrate, a plurality of basic cell lines formed on said semiconductor substrate and arranged in parallel with one another, each basic cell lines including a plurality of basic cells in which at least one P-channel MOS field effect transistor and at least one N-channel MOS field effect transistor are disposed on a line perpendicular to said basic cell lines, and a first predetermined number of said P-channel MOS field effect transistors and a second predetermined number of said N-channel MOS field effect transistors are alternatively disposed in the direction in parallel with said basic cell lines, and at least two layers of wirings connecting said P- and N-channel MOS field effect transistors to form a plurality of logic circuits and connecting said logic circuits.
Claim 3
Dependent Claim
34 words
A semiconductor device as claimed in claim 1, wherein each of said basic cells contains a pair of said P-channel MOS field effect transistors and a pair of said N-channel MOS field effect transistors.
Claim 4
Dependent Claim
51 words
A semiconductor device as claimed in claim 2, wherein each of said pairs of P-channel and N-channel MOS field effect transistors has a drain region, a gate electrode, a source region, another gate electrode and another drain region which are disposed in parallel with said basic cell lines in this order.
Claim 5
Dependent Claim
17 words
A semiconductor device as claimed in claim 1, wherein said first and second predetermined numbers are four.
Claim 6
Dependent Claim
61 words
A semiconductor device as claimed in claim 4, wherein each of said basic cells includes two P-channel MOS field effect transistors and two N-channel MOS field effect transistors which are respectively formed by arranging a drain region, a gate electrode, a common source region, another gate electrode and another drain region in parallel with said basic cell lines in this order.
Claim 7
Dependent Claim
69 words
A semiconductor device as claimed in claim 1, wherein said two layer wirings are made of first layer wirings disposed on said basic cells via a first insulating layer and second layer wirings disposed to overlap said first layer wirings via a second insulating layer and said semiconductor device further comprises power supply wirings made of said second layer wirings formed on said semiconductor substrate between said basic cells.
Claim 8
Dependent Claim
17 words
A semiconductor device as claimed in claim 1, wherein said first and second predetermined numbers are two.
Claim 9
Dependent Claim
61 words
A semiconductor device as claimed in claim 7, wherein each of said basic cells includes two P-channel MOS field effect transistors and two N-channel MOS field effect transistors which are respectively formed by arranging a drain region, a gate electrode, a common source region, another gate electrode and another drain region in parallel with said basic cell lines in this order.
Claim 10
Dependent Claim
114 words
A gate-array device comprising a semiconductor substrate of one conductivity type, a plurality of semiconductor well regions of the other conductivity type formed in said semiconductor substrate, said well regions being alternately arranged on different sides of a straight line, at least one first channel type field effect transistor formed in each of said well regions, at least one second channel type field effect transistor formed in each of portions of said semiconductor substrate between said well regions aligned along said straight line, and wiring layers formed on said semiconductor substrate having connections with at least one of said first and second channel type field effect transistors so as to form a logic circuit.
Claim 11
Dependent Claim
114 words
A gate-array device comprising a semiconductor substrate of one conductivity type, a plurality of semiconductor well regions of the other conductivity type formed in said semiconductor substrate, said well regions being alternately arranged on different sides of a straight line, at least one first channel type field effect transistor formed in each of said well regions, at least one second channel type field effect transistor formed in each of portions of said semiconductor substrate between said well regions aligned along said straight line, and wiring layers formed on said semiconductor substrate having connections with at least one of said first and second channel type field effect transistors so as to form a logic circuit.
Claim 12
Dependent Claim
99 words
A gate-array device as claimed in claim 9, wherein two of said first channel type field effect transistors are formed in each of said well regions by arranging a drain region, a gate electrode, a common source region, another gate electrode and another drain regions in parallel with said straight line in this order, two of said second channel type field effect transistors being formed in each of said substrate portions by arranging a drain region, a gate electrode, a common source region, another gate electrode and another drain region in parallel with said straight line in this order.
Claim 13
Dependent Claim
64 words
A gate-array device as claimed in claim 10, wherein said logic circuit are formed by using at least one of said first channel type field effect transistors in one of said well regions and at least one of said second channel type field effect transistors in one of said substrate portions neighbouring said one well region in a direction parallel with said straight line.
Claim 14
Dependent Claim
77 words
A gate-array device as claimed in claim 10, wherein two pairs of said first channel type field effect transistors and two pairs of said second channel type field effect transistors are respectively formed in each of said well regions and each of said substrate portions, each of said pairs having a common source region and gate electrodes and drain regions formed on both sides of said common source region in a direction parallel with said straight line.
References Cited (Backward Citations)
US4161662A
Cited
US4412237A
Cited
US4319342A
Cited
JPS58197747A
Cited
JPS5944860A
Cited
US4668972A
Cited
US4682201A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-09-13 | 1992-03-14 | 1992-09-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-09-13 | 1996-03-14 | 1996-09-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-09-13 | 2000-03-14 | 2000-09-13 | $7700.00 | Window Closed / Lapsed |