← Back to Patent Explorer
US4839309A Expired / Lapsed US ⏱️ 0.0 years remaining

Fabrication of high-speed dielectrically isolated devices utilizing buried silicide outdiffusion

Assignee: AT&T-BL AT&T TECHNOLOGIES Inc
•
Filing: 1988-03-30
•
Granted: 1989-06-13
•
Expires: 2008-03-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of fabricating a dielectrically-isolated structure is disclosed rein the structure includes a layer of silicide which is selectively doped, preferably using an ion implantation process. The doped silicide is then used as the diffusion source for the subsequent formation (through a heat treatment) of various active portions (collector, emitter, drain, source, for example) of a variety of high-voltage, high-speed active devices. The non-doped silicide is advantageously utilized as a low-resistance contact between the buried diffusion region and the surface electrode. In an alternative embodiment, bottom portions of the silicide contiguous to the tub are removed, leaving only vertical silicide portions adjacent to the sidewalls of the dielectrically isolated tub.

Inventors

  • 👤 William G. Easter
  • 👤 Anatoly Feygenson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 00:21
CPC Classifications
H; H10; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/019; H10W10/10; H10W15/00; H10W15/01; Y; Y10; Y10S; Y10S148/00; Y10S148/019; Y10S148/123; Y10S148/147

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 92 words
A method of forming a semiconductor device within a dielectrically isolated tub region of a silicon substrate, the method comprising the steps of: a. forming a metal silicide layer within said tub so as to be contiguous with the dielectric isolation; b. doping said silicide layer in a selective manner with an impurity of a predetermined conductivity type; and c. heating said substrate to a temperature sufficient to diffuse the implanted impurities into the adjacent tub region, wherein said diffusion region is defined as an active portion of the semiconductor device structure.
Claim 2
Independent Claim 92 words
A method of forming a semiconductor device within a dielectrically isolated tub region of a silicon substrate, the method comprising the steps of: a. forming a metal silicide layer within said tub so as to be contiguous with the dielectric isolation; b. doping said silicide layer in a selective manner with an impurity of a predetermined conductivity type; and c. heating said substrate to a temperature sufficient to diffuse the implanted impurities into the adjacent tub region, wherein said diffusion region is defined as an active portion of the semiconductor device structure.
Claim 3
Dependent Claim 36 words
The method according to claim 1 wherein in performing step (a), the silicide layer is formed by directly depositing a layer of silicide material from the group consisting of Group IVB, VB, VIB or VIIB silicides.
Claim 4
Dependent Claim 57 words
The method according to claim 1 wherein in performing step (a), the silicide layer is formed by depositing a layer of metal form the group consisting of Group IVB, VB, VIB or VIIB metals, and heating the substrate in a manner so that the silicon underlying the metal will react therewith so as to form the silicide.
Claim 5
Independent Claim 31 words
The method according to claims 1, 2 or 3 wherein in performing step (a), the silicide layer is formed so as to completely cover the sidewalls and bottom of the tub.
Claim 6
Independent Claim 24 words
The method according to claims 1, 2 or 3 wherein performing step (a), the silicide layer is selectively etched to remove predetermined portions thereof.
Claim 7
Dependent Claim 36 words
The method according to claim 5 wherein the etching is performed to remove the silicide adjacent to the bottom of the tub, so that the remaining silicide is adjacent only to the sidewalls of the tub.
Claim 8
Dependent Claim 22 words
The method according to claim 6 wherein reactive ion etching (RIE) is used to remove the bottom portion of the silicide layer.
Claim 9
Independent Claim 23 words
The method according to claims 1, 2 or 3 wherein in performing step b), the doping is performed by an ion implantation process.
Claim 10
Dependent Claim 22 words
The method according to claim 8 wherein phosphorus is utilized as the dopant so as to create selected regions of n-type silicide.
Claim 11
Dependent Claim 46 words
The method according to claim 9 wherein the phosphorus comprises a dosage of approximately 1×10 15 cm -2 and is implant with an energy of approximately 30 keV so as to create a silicide region with a dopant concentration of approximately 2×10 19 cm -3 .
Claim 12
Dependent Claim 22 words
The method according to claim 8 wherein boron is utilizes as the dopant so as to create selected regions of p-type silicide.
Claim 13
Independent Claim 25 words
The method according to claims 1, 2 or 3 wherein in performing step (c), the substrate is heated to a temperature greater than 700° C.

References Cited (Backward Citations)

US3381182A Cited
US3653120A Cited
US3938176A Cited
US4356622A Cited
US4520552A Cited
US4553318A Cited
US4569701A Cited
US4593458A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-06-12 1992-12-12 1993-06-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-06-12 1996-12-12 1997-06-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-06-12 2000-12-12 2001-06-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag