US5358890A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for fabricating isolation regions in a semiconductor device
Assignee: Apple Inc
•
Filing: 1993-04-19
•
Granted: 1994-10-25
•
Expires: 2013-04-19
Abstract
Abstract A process for forming isolation regions (20) having a self-aligned channel-stop (22) formed by implanting dopant atoms (24) through the isolation regions (22). An isolation mask (15) is formed over an active region (16) in a semiconductor substrate (10). The isolation mask can be constructed from a variety of materials including silicon nitride, silicon oxynitride, boron nitride, polysilicon, and germanium oxide. Thick isolation regions (20) are formed on either side of the isolation mask (15) and an ion implant process is carried out to form doped regions (22) in the substrate (10) immediately below the isolation regions (20). The isolation mask (15) prevents dopant atoms (24) from entering the active region (16) of the substrate (10).
Inventors
- 👤 Richard D. Sivan
- 👤 James R. Pfiester
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 15:33
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/10; H10W10/13; H10P; H10P14/00; H10P14/60; H10P14/61; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
110 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming an isolation mask on the substrate surface to overlie an active region and to leave exposed regions; forming dielectric isolation regions in the exposed regions using a thermal oxidation process; and implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions and coextensive with the dielectric isolation regions and spaced apart from the active region, wherein the implant step is performed without removing the isolation mask, and wherein the isolation mask substantially prevents the dopant atoms from entering the active region.
Claim 2
Dependent Claim
110 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming an isolation mask on the substrate surface to overlie an active region and to leave exposed regions; forming dielectric isolation regions in the exposed regions using a thermal oxidation process; and implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions and coextensive with the dielectric isolation regions and spaced apart from the active region, wherein the implant step is performed without removing the isolation mask, and wherein the isolation mask substantially prevents the dopant atoms from entering the active region.
Claim 3
Dependent Claim
16 words
The process of claim 1, wherein forming of an isolation mask comprises depositing a non-oxidizing material.
Claim 4
Dependent Claim
45 words
The process of claim 1, wherein forming of an isolation mask comprises depositing a material selected from the group consisting of silicon nitride, a silicon nitride-silicon oxide composite material, boron nitride, polysilicon, a silicon nitride-boron nitride composite material, and a silicon nitride-germanium oxide composite material.
Claim 5
Dependent Claim
29 words
The process of claim 1, wherein the implanting of the dopant atoms comprises implanting a dopant atom selected from the group consisting of boron, phosphorus, arsenic, antimony, and gallium.
Claim 6
Dependent Claim
108 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming an isolation mask on the substrate surface to overlie an active region and to leave exposed regions; forming a first portion of dielectric isolation regions in the exposed regions; implanting dopant atoms into the substrate through the first portion of the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions, wherein the implant step is performed without removing the isolation mask, and wherein the isolation mask substantially prevents the dopant atoms from entering the active region; and forming a second portion of the dielectric isolation regions.
Claim 7
Dependent Claim
108 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming an isolation mask on the substrate surface to overlie an active region and to leave exposed regions; forming a first portion of dielectric isolation regions in the exposed regions; implanting dopant atoms into the substrate through the first portion of the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions, wherein the implant step is performed without removing the isolation mask, and wherein the isolation mask substantially prevents the dopant atoms from entering the active region; and forming a second portion of the dielectric isolation regions.
Claim 8
Dependent Claim
25 words
The process of claim 5, wherein the forming of the first and second portions of the isolation regions comprise thermal oxidation of the exposed regions.
Claim 9
Dependent Claim
29 words
The process of claim 6, wherein the implanting of the dopant atoms comprises implanting a dopant atom selected from the group consisting of boron, phosphorus, arsenic, antimony, and gallium.
Claim 10
Dependent Claim
92 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming an oxidation mask on the substrate surface; oxidizing the substrate to form dielectric isolation regions; and implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions, wherein the implant step is performed without removing the oxidation mask, and wherein the oxidation mask substantially prevents the dopant atoms from entering the substrate, such that the doped regions are spaced apart by the oxidation mask.
Claim 11
Dependent Claim
92 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming an oxidation mask on the substrate surface; oxidizing the substrate to form dielectric isolation regions; and implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions, wherein the implant step is performed without removing the oxidation mask, and wherein the oxidation mask substantially prevents the dopant atoms from entering the substrate, such that the doped regions are spaced apart by the oxidation mask.
Claim 12
Dependent Claim
18 words
The process of claim 8, wherein oxidizing the substrate comprises thermal oxidation at about 900° to 1100° C.
Claim 13
Dependent Claim
29 words
The process of claim 8, wherein the implanting of the dopant atoms comprises implanting a dopant atom selected from the group consisting of boron, phosphorus, arsenic, antimony, and gallium.
Claim 14
Dependent Claim
31 words
The process of claim 8, wherein the forming of an oxidation mask comprises a material selected from the group consisting of silicon nitride, silicon oxynitride, boron nitride, polysilicon, and germanium oxide.
Claim 15
Dependent Claim
102 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming a pad oxide layer on the substrate surface; forming a silicon nitride layer to overly the pad oxide layer; forming a germanium oxide layer to overly the silicon nitride layer; patterning the germanium oxide layer and the silicon nitride layer to form an oxidation mask; oxidizing the substrate to form dielectric isolation regions; implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions; and removing the germanium oxide layer in a water rinse.
Claim 16
Dependent Claim
102 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming a pad oxide layer on the substrate surface; forming a silicon nitride layer to overly the pad oxide layer; forming a germanium oxide layer to overly the silicon nitride layer; patterning the germanium oxide layer and the silicon nitride layer to form an oxidation mask; oxidizing the substrate to form dielectric isolation regions; implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions; and removing the germanium oxide layer in a water rinse.
Claim 17
Dependent Claim
29 words
The process of claim 12, wherein the oxidizing of the substrate comprises thermal oxidation a pressure of about 1 to 25 atmospheres and at about 700 to 1000° C.
Claim 18
Dependent Claim
29 words
The process of claim 12, wherein the implanting of the dopant atoms comprises implanting a dopant atom selected from the group consisting of boron, phosphorus, arsenic, antimony, and gallium.
Claim 19
Dependent Claim
103 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming a pad oxide layer on the substrate surface; forming a silicon nitride layer to overly the silicon oxide layer; forming a boron nitride layer to overly the silicon nitride layer; patterning the boron nitride layer and the silicon nitride layer to form an oxidation mask; oxidizing the substrate to form dielectric isolation regions; implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions; and removing the boron nitride layer in a wet etching solution.
Claim 20
Dependent Claim
103 words
A process for fabricating isolation regions in a semiconductor device comprising: providing a substrate having a surface; forming a pad oxide layer on the substrate surface; forming a silicon nitride layer to overly the silicon oxide layer; forming a boron nitride layer to overly the silicon nitride layer; patterning the boron nitride layer and the silicon nitride layer to form an oxidation mask; oxidizing the substrate to form dielectric isolation regions; implanting dopant atoms into the substrate through the dielectric isolation regions to form doped regions immediately below the dielectric isolation regions; and removing the boron nitride layer in a wet etching solution.
Claim 21
Dependent Claim
29 words
The process of claim 15, wherein the wet etching solution comprises a solution selected from the group consisting of an aqueous, hydrogen peroxide solution, phosphoric acid, and nitric acid.
Claim 22
Dependent Claim
20 words
The process of claim 15, wherein the oxidizing of the substrate comprises thermal oxidation at about 900° to 1100° C.
Claim 23
Dependent Claim
29 words
The process of claim 15, wherein the implanting of the dopant atoms comprises implanting a dopant atom selected from the group consisting of boron, phosphorus, arsenic, antimony, and gallium.
References Cited (Backward Citations)
US4085498A
Cited
US4277882A
Cited
US4435895A
Cited
US4494304A
Cited
US4987093A
Cited
US5024961A
Cited
US5091332A
Cited
US5173438A
Cited
US5242849A
Cited
US5240874A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-10-24 | 1998-04-25 | 1998-10-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-10-24 | 2002-04-25 | 2002-10-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-10-24 | 2006-04-25 | 2006-10-25 | $7700.00 | Window Closed / Lapsed |