US5225697A
Expired / Lapsed
US
⏱️ 0.0 years remaining
dRAM cell and method
Assignee: Texas Instruments Inc
•
Filing: 1992-03-26
•
Granted: 1993-07-06
•
Expires: 2012-03-26
Abstract
Abstract A dRAM cell and array of cells, together with a method of fabrication, are disclosed wherein the cell includes one field effect transistor and one storage capacitor with both the transistor and the capacitor formed in a trench in a substrate. The transistor source, channel and drain and one capacitor plate are formed essentially vertically in the bulk substrate sidewalls of the trench, and the gate and other capacitor plate are formed in two regions of material inserted into the trench and isolated from the bulk by an insulating layer. Signal charge is stored on the capacitor material inserted into the trench by an electrical connection of the bulk substrate source to the capacitor material through the insulating layer. In preferred embodiments word lines on the substrate surface connect to the upper of the inserted regions which forms the gate, and bit lines on the substrate surface form the drains. The trenches and cells are formed at the crossings of bit lines and word lines; the bit lines and the word lines form perpendicular sets of parallel lines.
Inventors
- 👤 Satwinder S. Malhi
- 👤 Gordon P. Pollack
- 👤 William F. Richardson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:37
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/038; H10B12/0383; H10B12/30; H10B12/39; H10B12/395; H10D; H10D1/00; H10D1/01; H10D1/045; H10D1/047; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
139 words
A memory cell comprising: a substrate having a trench formed therein; a capacitor having a first capacitor plate formed substantially in a first portion of said trench, said first portion of said trench being disposed away from the mouth of said trench relative to a second portion of said trench, and said substrate serving as a second capacitor plate, said first and second capacitor plates separated by an insulating material; and a transistor comprising: a source region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and directly connected to said first capacitor plate, a drain region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and a gate formed in said second portion of said trench.
Claim 2
Dependent Claim
139 words
A memory cell comprising: a substrate having a trench formed therein; a capacitor having a first capacitor plate formed substantially in a first portion of said trench, said first portion of said trench being disposed away from the mouth of said trench relative to a second portion of said trench, and said substrate serving as a second capacitor plate, said first and second capacitor plates separated by an insulating material; and a transistor comprising: a source region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and directly connected to said first capacitor plate, a drain region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and a gate formed in said second portion of said trench.
Claim 3
Dependent Claim
15 words
A memory cell as in claim 1 wherein said first capacitor plate comprises polycrystalline silicon.
Claim 4
Dependent Claim
20 words
A memory cell as in claim 1 wherein said first capacitor plate is in physical contact with said source region.
Claim 5
Dependent Claim
152 words
A memory array comprising: a substrate having a plurality of trenches formed therein; a plurality of memory cells, each memory cell comprising: a capacitor having a first capacitor plate formed substantially in a first portion of one of said trenches, said first portion of said trench being disposed away from the mouth of said trench relative to a second portion of said trench, and said substrate serving as a second capacitor plate, said first and second capacitor plates separated by an insulating material; and a transistor comprising: a source region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and directly connected to said first capacitor plate, a drain region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and a gate formed in said second portion of said trench.
Claim 6
Dependent Claim
152 words
A memory array comprising: a substrate having a plurality of trenches formed therein; a plurality of memory cells, each memory cell comprising: a capacitor having a first capacitor plate formed substantially in a first portion of one of said trenches, said first portion of said trench being disposed away from the mouth of said trench relative to a second portion of said trench, and said substrate serving as a second capacitor plate, said first and second capacitor plates separated by an insulating material; and a transistor comprising: a source region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and directly connected to said first capacitor plate, a drain region formed in said substrate and encircling said trench in a plane substantially perpendicular to the major axis of said trench and a gate formed in said second portion of said trench.
Claim 7
Dependent Claim
15 words
A memory array as in claim 4 wherein said first capacitor plate comprises polycrystalline silicon.
Claim 8
Dependent Claim
20 words
A memory array as in claim 4 wherein said first capacitor plate is in physical contact with said source region.
Claim 9
Dependent Claim
26 words
A memory cell as in claim 2 including a conductor connected to said first capacitor plate and said source region and passing through said insulating layer.
Claim 10
Dependent Claim
26 words
A memory cell as in claim 5 including a conductor connected to said first capacitor plate and said source region and passing through said insulating layer.
Claim 11
Independent Claim
46 words
A device comprising: (a) a substrate with a trench formed therein; (b) a capacitor plate within said trench substantially insulated from said substrate; and (c) a field effect transistor having a channel positioned to provide current substantially along the walls of said trench to said plate.
Claim 12
Independent Claim
46 words
A device comprising: (a) a substrate with a trench formed therein; (b) a capacitor plate within said trench substantially insulated from said substrate; and (c) a field effect transistor having a channel positioned to provide current substantially along the walls of said trench to said plate.
Claim 13
Dependent Claim
15 words
Device as in claim 9 wherein said channel surrounds the upper portion of said trench.
Claim 14
Dependent Claim
13 words
Device as in claim 9 wherein said channel is disposed in said substrate.
Claim 15
Dependent Claim
29 words
Device as in claim 9 wherein a substantial region of said substrate surrounding the isolated portion of said capacitor is a type from the group of N+ and P-.
Claim 16
Independent Claim
95 words
A device comprising: (a) a layer of semiconductor material of first conductivity type having at least a wall; (b) a conductor spaced from said wall by an insulator; (c) a doped region of a second conductivity type between said insulator and said layer of semiconductor material; and (d) a conductive material connecting said conductor to said doped region, a first portion of said wall is the channel of a transistor and said conductor is one plate of a capacitor and a second portion of said wall opposite said conductor is another plate of said capacitor.
Claim 17
Independent Claim
95 words
A device comprising: (a) a layer of semiconductor material of first conductivity type having at least a wall; (b) a conductor spaced from said wall by an insulator; (c) a doped region of a second conductivity type between said insulator and said layer of semiconductor material; and (d) a conductive material connecting said conductor to said doped region, a first portion of said wall is the channel of a transistor and said conductor is one plate of a capacitor and a second portion of said wall opposite said conductor is another plate of said capacitor.
Claim 18
Dependent Claim
14 words
Device as in claim 13 wherein said wall forms a part of a trench.
Claim 19
Dependent Claim
15 words
Device as in claim 13 wherein said conductive material is in contact with said conductor.
Claim 20
Dependent Claim
34 words
Device as in claim 13 wherein said layer of semiconductor material includes a substrate and a layer of epitaxial material and said wall extends through at least part of said layer of epitaxial material.
Claim 21
Dependent Claim
14 words
Device as in claim 13 wherein said conductor is one plate of a capacitor.
Claim 22
Dependent Claim
16 words
Device as in claim 13 wherein said conductive material is between said wall and said conductor.
Claim 23
Independent Claim
124 words
A device comprising: (a) a layer of semiconductor material of a first conductivity type having at least first and second surfaces and a wall, said wall extending between and at an angel to said first and second surfaces, said first surface being spaced from said second surface; (b) a conductor spaced from said wall by an insulator; (c) a doped region of a second conductivity type between said insulator and said layer of semiconductor material; and (d) a conductive material connecting said conductor to said doped region, a first portion of said wall is the channel of a transistor and said conductor is one plate of a capacitor and a second portion of said wall opposite said conductor is another plate of said capacitor.
Claim 24
Independent Claim
124 words
A device comprising: (a) a layer of semiconductor material of a first conductivity type having at least first and second surfaces and a wall, said wall extending between and at an angel to said first and second surfaces, said first surface being spaced from said second surface; (b) a conductor spaced from said wall by an insulator; (c) a doped region of a second conductivity type between said insulator and said layer of semiconductor material; and (d) a conductive material connecting said conductor to said doped region, a first portion of said wall is the channel of a transistor and said conductor is one plate of a capacitor and a second portion of said wall opposite said conductor is another plate of said capacitor.
References Cited (Backward Citations)
US4434433A
Cited
US4116720A
Cited
US4364074A
Cited
US4397075A
Cited
US4433470A
Cited
JPS583269A
Cited
JPS5919366A
Cited
JPS5982761A
Cited
US4670768A
Cited
JPS60182161A
Cited
JPS60261165A
Cited
EP0167764A2
Cited
US4672410A
Cited
JPS6136965A
Cited
EP0176254A2
Cited
US4651184A
Cited
US4683486A
Cited
EP0186875A2
Cited
US4673962A
Cited
EP0198590A2
Cited
US4649625A
Cited
US4704368A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-05 | 1997-01-04 | 1997-07-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-05 | 2001-01-04 | 2001-07-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-05 | 2005-01-04 | 2005-07-06 | $7700.00 | Window Closed / Lapsed |