Patent US5188976A successfully refreshed from Google Patents.
US5188976A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Manufacturing method of non-volatile semiconductor memory device
Assignee: Renesas Electronics Corp
•
Filing: 1991-07-09
•
Granted: 1993-02-23
•
Expires: 2011-07-09
Abstract
Abstract Before a high permittivity interlayer insulating film of a non-volatile memory having a two-level gate electrode structure, a surface of a substrate in a peripheral circuit MOS area is successively covered with a thermal oxide film and a polycrystalline silicon film. Before the interlayer insulating film is selectively removed on the peripheral circuit MOS area, the surface of the interlayer insulating film of the non-volatile memory is covered with a polycrystalline silicon film. When the interlayer insulating film in the peripheral circuit MOS area is removed, the polycrystalline silicon film as a lower layer in the peripheral circuit area serves as a buffer layer against contamination or damage due to the etching, and the conductive layer on the surface of the interlayer insulating film in the non-volatile memory portion also serves as a buffer layer against the contamination or damage due to the etching.
Inventors
- 👤 Hitoshi Kume
- 👤 Tetsuo Adachi
- 👤 Yuzuru Ohji
- 👤 Tokuo Kure
- 👤 Masahiro Ushiyama
- 👤 Hiroshi Kawakami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 13:48
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/40; H10B41/42; H10B41/49; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
220 words
A manufacturing method for forming a non-volatile memory transistor having a floating gate electrode and a control gate electrode, and a MOS transistor for a peripheral circuit, in a first area and a second area of the same semiconductor substrate, respectively, said manufacturing method comprising: a first step of forming a silicon oxide film over the first and second areas; a second step of forming a first conductive layer on said silicon oxide film after said first step and removing an unnecessary portion of said first conductive layer to pattern said first conductive layer on said silicon oxide film in said first area; a third step of forming an interlayer insulating film having a permittivity larger than that of said silicon oxide film over said first conductive layer in said first area and said silicon oxide film in said second area, after said second step; and another step of removing said interlayer insulating film on said silicon oxide film in said second area, and forming a second conductive layer on said interlayer insulating film in said first area, after said third step, wherein in said other step, prior to the removal of said interlayer insulating film on said silicon oxide film in said second area, said second conductive layer is formed on said interlayer insulating film in said first area.
Claim 2
Dependent Claim
220 words
A manufacturing method for forming a non-volatile memory transistor having a floating gate electrode and a control gate electrode, and a MOS transistor for a peripheral circuit, in a first area and a second area of the same semiconductor substrate, respectively, said manufacturing method comprising: a first step of forming a silicon oxide film over the first and second areas; a second step of forming a first conductive layer on said silicon oxide film after said first step and removing an unnecessary portion of said first conductive layer to pattern said first conductive layer on said silicon oxide film in said first area; a third step of forming an interlayer insulating film having a permittivity larger than that of said silicon oxide film over said first conductive layer in said first area and said silicon oxide film in said second area, after said second step; and another step of removing said interlayer insulating film on said silicon oxide film in said second area, and forming a second conductive layer on said interlayer insulating film in said first area, after said third step, wherein in said other step, prior to the removal of said interlayer insulating film on said silicon oxide film in said second area, said second conductive layer is formed on said interlayer insulating film in said first area.
Claim 3
Dependent Claim
34 words
A manufacturing method according to claim 1, wherein said first conductive layer and said second conductive layer in said first area are to form said floating gate electrode and said control gate electrode, respectively.
Claim 4
Dependent Claim
30 words
A manufacturing method according to claim 2, wherein a gate electrode of said MOS transistor for said peripheral circuit includes therein said first conductive layer formed in said second step.
Claim 5
Dependent Claim
24 words
A manufacturing method according to claim 1 or 2, wherein a part of said interlayer insulating film includes therein at least silicon nitride film.
Claim 6
Dependent Claim
22 words
A manufacturing method according to claim 3, wherein a part of said interlayer insulating film includes therein at least silicon nitride film.
Claim 7
Dependent Claim
300 words
A manufacturing method for forming a non-volatile memory transistor having a floating gate electrode and a control gate electrode, and a MOS transistor for a peripheral circuit, in a first area and a second area of the same semiconductor substrate, respectively, said manufacturing method comprising: a first step of forming a silicon oxide film over the first and second areas; a second step of forming a first conductive layer on said silicon oxide film after said first step and removing an unnecessary portion of said first conductive layer to pattern said first conductive layer on said silicon film in said first area; a third step of forming an interlayer insulating film having a permittivity larger than that of said silicon oxide film over said first conductive layer in said first area and said silicon oxide film in said second area, after said second step; and another step of removing said interlayer insulating film on said silicon oxide film in said second area, and forming a second conductive layer on said interlayer insulating film in said first area, after said third step, wherein in said second step, said first conductive layer is partially removed so that said first conductive layer on said second area is not removed but is left, and as a result, said interlayer insulating film is formed on said silicon oxide film in said second area through said first conductive layer in said second area by said third step, and said interlayer insulating film on said first conductive layer in said second area is removed in said other step, and wherein in said other step, prior to the removal of said interlayer insulating film on said silicon oxide film in said second area, said second conductive layer is formed on said interlayer insulating film in said first area.
Claim 8
Dependent Claim
300 words
A manufacturing method for forming a non-volatile memory transistor having a floating gate electrode and a control gate electrode, and a MOS transistor for a peripheral circuit, in a first area and a second area of the same semiconductor substrate, respectively, said manufacturing method comprising: a first step of forming a silicon oxide film over the first and second areas; a second step of forming a first conductive layer on said silicon oxide film after said first step and removing an unnecessary portion of said first conductive layer to pattern said first conductive layer on said silicon film in said first area; a third step of forming an interlayer insulating film having a permittivity larger than that of said silicon oxide film over said first conductive layer in said first area and said silicon oxide film in said second area, after said second step; and another step of removing said interlayer insulating film on said silicon oxide film in said second area, and forming a second conductive layer on said interlayer insulating film in said first area, after said third step, wherein in said second step, said first conductive layer is partially removed so that said first conductive layer on said second area is not removed but is left, and as a result, said interlayer insulating film is formed on said silicon oxide film in said second area through said first conductive layer in said second area by said third step, and said interlayer insulating film on said first conductive layer in said second area is removed in said other step, and wherein in said other step, prior to the removal of said interlayer insulating film on said silicon oxide film in said second area, said second conductive layer is formed on said interlayer insulating film in said first area.
Claim 9
Dependent Claim
34 words
A manufacturing method according to claim 6, wherein said first conductive layer and said second conductive layer in said first area are to form said floating gate electrode and said control gate electrode, respectively.
Claim 10
Dependent Claim
30 words
A manufacturing method according to claim 7, wherein a gate electrode of said MOS transistor for said peripheral circuit includes therein said first conductive layer formed in said second step.
Claim 11
Dependent Claim
24 words
A manufacturing method according to claim 6 or 7, wherein a part of said interlayer insulating film includes therein at least silicon nitride film.
Claim 12
Dependent Claim
22 words
A manufacturing method according to claim 8, wherein a part of said interlayer insulating film includes therein at least silicon nitride film.
References Cited (Backward Citations)
US4426764A
Cited
JPS5693331A
Cited
US4764479A
Cited
JPS5817662A
Cited
JPS58184768A
Cited
US4766088A
Cited
JPS60145666A
Cited
JPS6142171A
Cited
US4698787A
Cited
US4719184A
Cited
US4646425A
Cited
JPS60167378A
Cited
JPS60167377A
Cited
US4635347A
Cited
JPS61229368A
Cited
JPS6273774A
Cited
JPS62150781A
Cited
US4780431A
Cited
US5036018A
Cited
JPH0241177A
Cited
US5013674A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-02-23 | 1996-08-24 | 1997-02-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-02-23 | 2000-08-24 | 2001-02-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-02-23 | 2004-08-24 | 2005-02-23 | $7700.00 | Window Closed / Lapsed |