Patent US5179299A successfully refreshed from Google Patents.
US5179299A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cmos low output voltage bus driver
Assignee: Intellectual Ventures I LLC
•
Filing: 1990-11-05
•
Granted: 1993-01-12
•
Expires: 2010-11-05
Abstract
Abstract In a high speed digital computer data transfer system, a data bus driver reduces data bus voltage swings between logic high and logic low levels by defining minimum and maximum bus voltages which lie between said logic levels, thus lowering bus transition and hence data transfer times. Positive and negative overshoot of the reduced bus logic levels are prevented by "clamping diode" transistors. The data bus driver assumes a tri-state mode when not transmitting data, during which the clamping diode transistors also eliminate positive and negative bus voltage overshoot. The preferred embodiment is implemented using complementary metal-oxide-semiconductor (CMOS) technology.
Inventors
- 👤 Donald G. Tipon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 08:15
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/028; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429; H04L25/03; H04L25/03828; H04L25/03834
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
118 words
A high speed digital computer data transfer system for transferring data, said data transfer system having reduced bus state transition time and comprising: a driver which receives said data in the form of first and second logic level signals and converts said data to third and fourth logic levels wherein said third and fourth logic levels define a range which is less than a range defined by said first and second logic levels; an output node coupled to said driver for transferring said third and fourth logic level signals; and a clamping means coupled to said output node for preventing a voltage on said output node from transcending a range defined by said third and fourth logic levels.
Claim 2
Dependent Claim
118 words
A high speed digital computer data transfer system for transferring data, said data transfer system having reduced bus state transition time and comprising: a driver which receives said data in the form of first and second logic level signals and converts said data to third and fourth logic levels wherein said third and fourth logic levels define a range which is less than a range defined by said first and second logic levels; an output node coupled to said driver for transferring said third and fourth logic level signals; and a clamping means coupled to said output node for preventing a voltage on said output node from transcending a range defined by said third and fourth logic levels.
Claim 3
Dependent Claim
43 words
The data transfer system in claim 1 wherein said clamping means comprises a first clamping diode transistor which activates to pull the voltage on said output node up to said third logic level when said output node falls below said third logic level.
Claim 4
Dependent Claim
42 words
The data transfer system in claim 1 wherein said clamping means comprises a clamping diode transistor which activates to pull the voltage on said output node down to said fourth logic level when said output node rises above said fourth logic level.
Claim 5
Dependent Claim
43 words
The data transfer system in claim 2 wherein said clamping means comprises a second clamping diode transistor which activates to pull the voltage on said output node down to said fourth logic level when said output node rises above said fourth logic level.
Claim 6
Dependent Claim
31 words
The data transfer system in claim 1 wherein said clamping means functions both when said data transfer system is transmitting data and when said data transfer system is not transmitting data.
Claim 7
Dependent Claim
31 words
The data transfer system in claim 2 wherein said clamping means functions both when said data transfer system is transmitting data and when said data transfer system is not transmitting data.
Claim 8
Dependent Claim
31 words
The data transfer system in claim 3 wherein said clamping means functions both when said data transfer system is transmitting data and when said data transfer system is not transmitting data.
Claim 9
Dependent Claim
31 words
The data transfer system in claim 4 wherein said clamping means functions both when said data transfer system is transmitting data and when said data transfer system is not transmitting data.
References Cited (Backward Citations)
US4329600A
Cited
US4488067A
Cited
US4531068A
Cited
US4864165A
Cited
US4638187A
Cited
US4638187B1
Cited
US4766334A
Cited
US4782250A
Cited
US4947063A
Cited
US4855623A
Cited
US4874967A
Cited
US4877978A
Cited
US4877978B1
Cited
US4992678A
Cited
US5004936A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-01-12 | 1996-07-13 | 1997-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-01-12 | 2000-07-13 | 2001-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-01-12 | 2004-07-13 | 2005-01-12 | $7700.00 | Window Closed / Lapsed |