Patent US5081516A successfully refreshed from Google Patents.
US5081516A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-aligned, planarized contacts for semiconductor devices
Assignee: GlobalFoundries Inc
•
Filing: 1990-09-27
•
Granted: 1992-01-14
•
Expires: 2010-09-27
Abstract
Abstract A novel process is provided for fabricating contacts (46s, 40g, 46d) in a novel, completely self-aligned, planarized configuration for transistors (14), with self-aligned interconnections (46c). The process of the invention permits high packing densities, and allows feature distances to approach 0.5 μm and lower. A unique combination of masks in conjunction with a multi-layer structure (28) formed on the surface of a semiconductor wafer (16), the multi-layer structure including a buried etch-stop layer therein (28b), defines the source (18), gate (22), and drain (20) elements and their geometry relative to each other and to interconnects. Polysilicon plug (40, 46) contacts through slots in the multi-structure layer permit vertical contact to be made to the various elements. Silicidation (56) of the polysilicon plugs reduces series resistance in the vertical direction and permits strapping of N + and P + polysilicon plugs.
Inventors
- 👤 Jacob D. Haskell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:54
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/066; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10W20/056; H10W20/40
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
131 words
Planarized contacts in a field effect transistor to source and drain contact regions and overlying a gate oxide overlying a gate region, with said source and drain contact regions and said gate region formed in a major surface of a semiconductor substrate, said contacts comprising plugs of a conducting material, disposed in openings formed in insulating material formed in said substrate, said insulating material comprising a multilayer structure comprising (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than said oxide of said first layer; and (c) a third layer consisting essentially of an oxide, wherein said planarized contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer.
Claim 2
Dependent Claim
131 words
Planarized contacts in a field effect transistor to source and drain contact regions and overlying a gate oxide overlying a gate region, with said source and drain contact regions and said gate region formed in a major surface of a semiconductor substrate, said contacts comprising plugs of a conducting material, disposed in openings formed in insulating material formed in said substrate, said insulating material comprising a multilayer structure comprising (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than said oxide of said first layer; and (c) a third layer consisting essentially of an oxide, wherein said planarized contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer.
Claim 3
Dependent Claim
13 words
The contacts of claim 1 wherein said conducting material comprises polysilicon or tungsten.
Claim 4
Dependent Claim
16 words
The contacts of claim 1 wherein said interconnects are planar with respect to said substrate surface.
Claim 5
Dependent Claim
14 words
The contacts of claim 1 wherein said transistor is electrically isolated from adjacent transistors.
Claim 6
Dependent Claim
21 words
The contacts of claim 4 wherein said transistor is isolated by an oxide-filled trench formed in said surface of said semiconductor.
Claim 7
Dependent Claim
36 words
The contacts of claim 1 wherein said semiconductor substrate comprises silicon, said first layer consists essentially of silicon dioxide, said second layer consists essentially of silicon nitride, and said third layer consists essentially of silicon dioxide.
Claim 8
Dependent Claim
17 words
The contacts of claim 6 wherein said first layer of silicon dioxide is about 2,500 Å thick.
Claim 9
Dependent Claim
17 words
The contacts of claim 6 wherein said first layer of silicon dioxide is about 400 Å thick.
Claim 10
Dependent Claim
46 words
The contacts of claim 1 wherein one end of said source and drain plugs contact said surface and the other end of at least some of said source, gate, and drain plugs terminate in a coplanar region above said substrate for contacting by a planar interconnect.
Claim 11
Dependent Claim
29 words
The contacts of claim 9 wherein at least said other end of said plugs is provided with a silicide having a sheet resistance of about 2 to 4 Ω/square.
Claim 12
Dependent Claim
139 words
Planarized contacts in a CMOS device to source and drain contact regions and overlying a gate oxide overlying a gate region, with said source and drain contact regions and said gate region formed in a major surface of a semiconductor substrate, said CMOS device substantially electrically isolated from adjacent devices, said contacts comprising plugs of a conducting material, disposed in openings formed in insulating material formed in said substrate, said insulating material comprising a multilayer structure comprising (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than said oxide of said first layer; and (c) a third layer consisting essentially of an oxide, wherein said planarized contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer.
Claim 13
Dependent Claim
139 words
Planarized contacts in a CMOS device to source and drain contact regions and overlying a gate oxide overlying a gate region, with said source and drain contact regions and said gate region formed in a major surface of a semiconductor substrate, said CMOS device substantially electrically isolated from adjacent devices, said contacts comprising plugs of a conducting material, disposed in openings formed in insulating material formed in said substrate, said insulating material comprising a multilayer structure comprising (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than said oxide of said first layer; and (c) a third layer consisting essentially of an oxide, wherein said planarized contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer.
Claim 14
Dependent Claim
46 words
The contacts of claim 11 wherein one end of said source and drain plugs contact said surface and the other end of at least some of said source, gate, and drain plugs terminate in a coplanar region above said substrate for contacting by a planar interconnect.
Claim 15
Dependent Claim
29 words
The contacts of claim 12 wherein at least said other end of said plugs is provided with a silicide having a sheet resistance of about 2 to 4 Ω/square.
Claim 16
Dependent Claim
36 words
The contacts of claim 11 wherein said semiconductor substrate comprises silicon, said first layer consists essentially of silicon dioxide, said second layer consists essentially of silicon nitride, and said third layer consists essentially of silicon dioxide.
Claim 17
Dependent Claim
17 words
The contacts of claim 14 wherein said first layer of silicon dioxide is about 2,500 Å thick.
Claim 18
Dependent Claim
17 words
The contacts of claim 14 wherein said first layer of silicon dioxide is about 400 Å thick.
Claim 19
Dependent Claim
16 words
The contacts of claim 11 wherein said interconnects are planar with respect to said substrate surface.
Claim 20
Dependent Claim
22 words
The contacts of claim 11 wherein said said device is isolated by an oxide-filled trench formed in said surface of said semiconductor.
References Cited (Backward Citations)
US3649888A
Cited
US4016587A
Cited
US4306915A
Cited
US4374700A
Cited
US4541892A
Cited
US4729006A
Cited
US4974055A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-01-13 | 1995-07-15 | 1996-01-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-01-13 | 1999-07-15 | 2000-01-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-01-13 | 2003-07-15 | 2004-01-14 | $7700.00 | Window Closed / Lapsed |