Patent US5066613A successfully refreshed from Google Patents.
US5066613A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for making semiconductor-on-insulator device interconnects
Assignee: United States Department of the Navy
•
Filing: 1989-07-13
•
Granted: 1991-11-19
•
Expires: 2009-07-13
Abstract
Abstract A process for developing conductive interconnect regions between integrated circuit semiconductor devices formed on an insulating substrate utilizes the semiconductor material itself for formation of device interconnect regions. A patterned layer of semiconductor material is formed directly on the surface of an insulating substrate. The patterned layer includes regions where semiconductor devices are to be formed and regions which are to be used to interconnect terminals of predetermined ones of the semiconductor devices. After forming the semiconductor devices in selected regions of the semiconductor material, the regions of the semiconductor material patterned for becoming interconnects are converted to a metallic compound of the semiconductor material.
Inventors
- 👤 Ronald E. Reedy
- 👤 Graham A. Garcia
- 👤 Isaac Lagnado
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:47
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10D; H10D86/00; H10D86/01; H10D86/03; H10W20/01; H10W20/031; H10W20/064; H10W20/066; Y; Y10; Y10S; Y10S148/00; Y10S148/019; Y10S148/147
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
174 words
A process for developing conductive interconnects between integrated circuit semiconductor devices formed on an insulating substrate comprising: forming a patterned layer of semiconductor material directly on the surface of said insulating substrate, said semiconductor material having a surface and also having an interface with said insulating substrate, said patterned layer comprising a first set of regions where at least one semiconductor device will be formed and a second set of regions where electrical interconnects to said at least one semiconductor device will be formed, said second set of regions extending through the entire region between said surface and said interface; forming said at least one semiconductor device; converting said second set of regions to a metallic compound of said semiconductor material; and further wherein: said at least one semiconductor device has at least two terminals comprised of said semiconductor material; and where at least a portion of at least one of said terminals is converted to said metallic compound of said semiconductor material substantially simultaneously with said conversion of said second set of regions.
Claim 2
Dependent Claim
174 words
A process for developing conductive interconnects between integrated circuit semiconductor devices formed on an insulating substrate comprising: forming a patterned layer of semiconductor material directly on the surface of said insulating substrate, said semiconductor material having a surface and also having an interface with said insulating substrate, said patterned layer comprising a first set of regions where at least one semiconductor device will be formed and a second set of regions where electrical interconnects to said at least one semiconductor device will be formed, said second set of regions extending through the entire region between said surface and said interface; forming said at least one semiconductor device; converting said second set of regions to a metallic compound of said semiconductor material; and further wherein: said at least one semiconductor device has at least two terminals comprised of said semiconductor material; and where at least a portion of at least one of said terminals is converted to said metallic compound of said semiconductor material substantially simultaneously with said conversion of said second set of regions.
Claim 3
Dependent Claim
13 words
The process of claim 1 wherein: said semiconductor material is single crystal silicon.
Claim 4
Dependent Claim
14 words
The process of claim 2 wherein: said step of converting comprises siliciding said silicon.
Claim 5
Dependent Claim
16 words
The process of claim 2 wherein: said step of converting comprises siliciding said single crystal silicon.
Claim 6
Dependent Claim
18 words
The process of claim 1 wherein said at least one semiconductor device comprises a plurality of semiconductor devices.
Claim 7
Dependent Claim
24 words
The process of claim 5 wherein said plurality of semiconductor devices are planar devices, all formed in substantially the same plane on said substrate.
Claim 8
Dependent Claim
26 words
The process of claim 1 wherein: each of said at least one semiconductor devices is selected from the group consisting of diodes, transistors, resistors and capacitors.
Claim 9
Dependent Claim
18 words
The process of claim 7 wherein each of said at least one semiconductor devices is a planar device.
Claim 10
Dependent Claim
36 words
The process of claim 1 wherein: said step of forming a patterned layer of semiconductor material comprises forming an improved layer of single crystal silicon on a sapphire insulating substrate using double solid phase epitaxy (DSPE).
Claim 11
Dependent Claim
16 words
The process of claim 1 wherein said at least one semiconductor device is a planar device.
Claim 12
Dependent Claim
32 words
The process of claim 1 wherein said step of forming said at least one semiconductor device includes the step of forming a sidewall spacer adjacent at least one of said two terminals.
Claim 13
Dependent Claim
49 words
The process of claim 11 wherein said two terminals comprise the source and drain terminals of a transistor and wherein said semiconductor device further comprises a gate terminal, and further wherein said sidewall spacer is formed so as to isolate said gate terminal from said source and drain terminals.
References Cited (Backward Citations)
US4724530A
Cited
US4276688A
Cited
US4336550A
Cited
US4425700A
Cited
US4698659A
Cited
US4554572A
Cited
US4546376A
Cited
US4643777A
Cited
JPS61226957A
Cited
US4954855A
Cited
US4649626A
Cited
US4656731A
Cited
US4974041A
Cited
US4965213A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-11-18 | 1995-05-20 | 1995-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-11-18 | 1999-05-20 | 1999-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-11-18 | 2003-05-20 | 2003-11-19 | $7700.00 | Window Closed / Lapsed |