US5058265A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for packaging a board of electronic components
Assignee: Skyworks Solutions Inc
•
Filing: 1990-09-10
•
Granted: 1991-10-22
•
Expires: 2010-09-10
Abstract
Abstract An advanced co-fired multichip/hybrid package comprises a castellated base, each castellation leading to a pad. An insulated wall rises from the leads, but not from the pads, and is topped by a kovar sealing ring and a layer of solder. A board of chips or other electronic components has a plurality of metallized vias extending therethrough, each via being in registration with a pad and having a ball of solder placed in it. A kovar lid is placed on the wall, and the entire apparatus is fired and cooled. The solder on the wall seals the lid to the wall, and the solder ball in each via bonds the board both mechanically and electrically to the base. No wire bond is needed.
Inventors
- 👤 Harold Goldfarb
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 05:31
CPC Classifications
H; H05; H05K; H05K5/00; H05K5/0091; H05K5/0095; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49144; Y10T29/49155; Y10T29/49165
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
153 words
A method for packaging a board of electronic components, comprising: (a) providing a package comprising: (1) a base having a perimeter and a plurality of electrically conductive castellations around the perimeter; (2) a plurality of leads, each lead extending on an upper surface of the base to a pad on the upper surface of the base; and (3) a wall extending upward from the perimeter of the base over the leads, the pads remaining exposed, and an upper surface of the wall being adapted to receive a lid; (b) providing a plurality of conductive vias in the board, each via being in registration with a respective pad; (c) placing a ball of solder in each via; (d) placing a lid on the upper surface of the wall, a layer or ring of solder lying between the lid and the upper surface of the wall; (e) melting the solder; and (f) cooling the solder.
Claim 2
Independent Claim
153 words
A method for packaging a board of electronic components, comprising: (a) providing a package comprising: (1) a base having a perimeter and a plurality of electrically conductive castellations around the perimeter; (2) a plurality of leads, each lead extending on an upper surface of the base to a pad on the upper surface of the base; and (3) a wall extending upward from the perimeter of the base over the leads, the pads remaining exposed, and an upper surface of the wall being adapted to receive a lid; (b) providing a plurality of conductive vias in the board, each via being in registration with a respective pad; (c) placing a ball of solder in each via; (d) placing a lid on the upper surface of the wall, a layer or ring of solder lying between the lid and the upper surface of the wall; (e) melting the solder; and (f) cooling the solder.
Claim 3
Dependent Claim
20 words
The method of claim 1, wherein the package further comprises a layer of insulation between the leads and the wall.
Claim 4
Dependent Claim
16 words
The method of claim 1, wherein the upper surface of the wall comprises a sealing ring.
Claim 5
Dependent Claim
23 words
The method of claim 1, wherein the package further comprises a layer of solder between the base and a portion of the board.
Claim 6
Dependent Claim
21 words
The method of claim 1, wherein the package further comprises a layer of solder on an exterior surface of the base.
Claim 7
Dependent Claim
27 words
The method of claim 1, wherein the package further comprises a layer or ring of solder lying between a lid and the upper surface of the wall.
References Cited (Backward Citations)
US3916434A
Cited
US4372037A
Cited
US4076955A
Cited
US4410874A
Cited
US4100589A
Cited
US4105861A
Cited
US4208698A
Cited
US4266090A
Cited
US4266089A
Cited
US4288841A
Cited
US4272644A
Cited
US4352449A
Cited
US4332341A
Cited
US4291815B1
Cited
US4356047A
Cited
US4331253A
Cited
US4291815A
Cited
US4426773A
Cited
US4445633A
Cited
US4491622A
Cited
US4471259A
Cited
US4477828A
Cited
US4506108A
Cited
US4572757A
Cited
US4577056A
Cited
US4646435A
Cited
US4821007A
Cited
US4924352A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-21 | 1995-04-22 | 1995-10-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-21 | 1999-04-22 | 1999-10-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-21 | 2003-04-22 | 2003-10-22 | $7700.00 | Window Closed / Lapsed |