US5055712A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Register file with programmable control, decode and/or data manipulation
Assignee: National Semiconductor Corp
•
Filing: 1990-04-05
•
Granted: 1991-10-08
•
Expires: 2010-04-05
Abstract
Abstract A programmable logic device is constructed having a novel architecture. A plurality of control input signals are applied to a programmable mapping array in order to generate control functions for data path gating, latching, or modification. The programmable control functions provide flexibility to the designer, while the fixed data path logic is independent of the programmable array. The logic array and data path logic are fabricated on the same integrated circuit, therefore obviating the need for input/output buffers which would be necessary if the device were constructed utilizing discrete components. This enhances the performances of the device. Since the data path does not travel through the array, its performance is not affected by the programmability. If desired, the programmable array can be formed of mask programmable devices, fused programmable devices, or register based circuitry, for example, using RAM cells.
Inventors
- 👤 David W. Hawley
- 👤 Scott K. Pickett
- 👤 Frederick K. Y. Leung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 10:59
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/223; H03K19/17704
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
229 words
A logic device comprising: a plurality of N control input leads for receiving a plurality of N control input signals, where N is a first positive integer; a logic array including means for receiving said plurality of control input signals and providing a plurality of J control output signals as a function of said plurality of input signals, where J is a second positive integer greater than or equal to one; a plurality of P data input leads for receiving a plurality of P input data signal, where P is an integer greater than or equal to one; a plurality of P data output leads for providing a plurality of P data output signals; and data means for providing said plurality of P data output signals as a function of said P data input signals and as controlled by said J control output signals, said data means comprising: a plurality of P storage devices, each storage device having a data input lead coupled to an associated one of said data input leads, a data output lead, and a write enable terminal; and a plurality of P output control means, each output control means having an input lead coupled to said data output lead of an associated one of said storage devices, an output lead coupled to an associated one of said data output leads, and a read enable lead.
Claim 2
Dependent Claim
229 words
A logic device comprising: a plurality of N control input leads for receiving a plurality of N control input signals, where N is a first positive integer; a logic array including means for receiving said plurality of control input signals and providing a plurality of J control output signals as a function of said plurality of input signals, where J is a second positive integer greater than or equal to one; a plurality of P data input leads for receiving a plurality of P input data signal, where P is an integer greater than or equal to one; a plurality of P data output leads for providing a plurality of P data output signals; and data means for providing said plurality of P data output signals as a function of said P data input signals and as controlled by said J control output signals, said data means comprising: a plurality of P storage devices, each storage device having a data input lead coupled to an associated one of said data input leads, a data output lead, and a write enable terminal; and a plurality of P output control means, each output control means having an input lead coupled to said data output lead of an associated one of said storage devices, an output lead coupled to an associated one of said data output leads, and a read enable lead.
Claim 3
Dependent Claim
30 words
A logic device as in claim 1 wherein said J control output signals serve to provide one or more read enable signals, one or more write enable signals, or both.
Claim 4
Dependent Claim
25 words
A logic device as in claim 2 wherein one control output signal serves to provide a read enable signal for all of said storage devices.
Claim 5
Dependent Claim
25 words
A logic device as in claim 2 wherein one control output signal serves to provide a write enable signal for all of said storage devices.
Claim 6
Dependent Claim
30 words
A logic device as in claim 2 wherein said control output signals serve to provide a plurality of read enable signals, each being associated with one of said storage devices.
Claim 7
Dependent Claim
30 words
A logic device as in claim 2 wherein said control output signals serve to provide a plurality of write enable signals, each being associated with one of said storage devices.
Claim 8
Dependent Claim
32 words
A logic device as in claim 3 wherein one of said control output signals is masked by one or more read enable gating signals in order to provide said read enable signals.
Claim 9
Dependent Claim
30 words
A logic device as in claim 5 wherein said control output signals are masked by one or more read enable gating signals in order to provide said read enable signals.
Claim 10
Dependent Claim
32 words
A logic device as in claim 4 wherein one of said control output signals is masked by one or more write enable gating signals in order to provide said write enable signals.
Claim 11
Dependent Claim
30 words
A logic device as in claim 6 wherein said control output signals are masked by one or more write enable gating signals in order to provide said write enable signals.
Claim 12
Dependent Claim
66 words
A logic device as in claim 3 which further comprises a read enable storage device having one or more data input leads for receiving control output signals from said logic array, a data output lead for providing a read enable signal, and one or more read enable clock leads for receiving read enable clock signals for causing said storage device to provide said read enable signal.
Claim 13
Dependent Claim
66 words
A logic device as in claim 4 which further comprises a write enable storage device having one or more data input leads for receiving control output signals from said logic array, a data output lead for providing a write enable signal, and one or more write enable clock leads for receiving write enable clock signals for causing said storage device to provide said write enable signal.
Claim 14
Dependent Claim
214 words
A logic device comprising: a plurality of N control input leads for receiving a plurality of N control input signals, where N is a first positive integer; a logic array including means for receiving said plurality of control input signals and providing a plurality of J control output signals as a function of said plurality of input signals, where J is a second positive integer greater than or equal to one; a plurality of P data input leads for receiving a plurality of P input data signal, where P is an integer greater than or equal to one; a plurality of Q data output leads for providing a plurality of Q data output signals, where Q is an integer greater than or equal to one; data means for providing said plurality of Q data output signals as a function of said P data input signals and as controlled by said J control output signals; and an enable logic array comprising: L enable input leads for receiving L enable input signals, where L is a positive integer; means for receiving said J control output signals from said logic array; and means for providing K enabled control signals to said data means in response to said L enable input signals and said J control output signals.
Claim 15
Dependent Claim
214 words
A logic device comprising: a plurality of N control input leads for receiving a plurality of N control input signals, where N is a first positive integer; a logic array including means for receiving said plurality of control input signals and providing a plurality of J control output signals as a function of said plurality of input signals, where J is a second positive integer greater than or equal to one; a plurality of P data input leads for receiving a plurality of P input data signal, where P is an integer greater than or equal to one; a plurality of Q data output leads for providing a plurality of Q data output signals, where Q is an integer greater than or equal to one; data means for providing said plurality of Q data output signals as a function of said P data input signals and as controlled by said J control output signals; and an enable logic array comprising: L enable input leads for receiving L enable input signals, where L is a positive integer; means for receiving said J control output signals from said logic array; and means for providing K enabled control signals to said data means in response to said L enable input signals and said J control output signals.
Claim 16
Dependent Claim
220 words
A logic device comprising: a plurality of N control input leads for receiving a plurality of N control input signals, where N is a first positive integer; a logic array including means for receiving said plurality of control input signals and providing a plurality of J control output signals as a function of said plurality of input signals, where J is a second positive integer greater than or equal to one; a plurality of P data input leads for receiving a plurality of P input data signal, where P is an integer greater than or equal to one; a plurality of Q data output leads for providing a plurality of Q data output signals, where Q is an integer greater than or equal to one; and data means for providing said plurality of Q data output signals as a function of said P data input signals and as controlled by said J control output signals, said data means comprising one or more logic/storage elements, each said logic/storage element comprising: one or more data input leads coupled to associated ones of said P data input leads; one or more data output leads coupled to associated ones of said Q data output leads; one or more serial data or control input leads; and one or more serial data or status output leads.
Claim 17
Dependent Claim
220 words
A logic device comprising: a plurality of N control input leads for receiving a plurality of N control input signals, where N is a first positive integer; a logic array including means for receiving said plurality of control input signals and providing a plurality of J control output signals as a function of said plurality of input signals, where J is a second positive integer greater than or equal to one; a plurality of P data input leads for receiving a plurality of P input data signal, where P is an integer greater than or equal to one; a plurality of Q data output leads for providing a plurality of Q data output signals, where Q is an integer greater than or equal to one; and data means for providing said plurality of Q data output signals as a function of said P data input signals and as controlled by said J control output signals, said data means comprising one or more logic/storage elements, each said logic/storage element comprising: one or more data input leads coupled to associated ones of said P data input leads; one or more data output leads coupled to associated ones of said Q data output leads; one or more serial data or control input leads; and one or more serial data or status output leads.
Claim 18
Dependent Claim
38 words
A logic device as in claim 14 wherein at least one of said serial data or control input leads and said serial data or status output leads of adjacent ones of said logic/storage elements are coupled in cascade.
Claim 19
Dependent Claim
37 words
A logic device as in claim 14 wherein said logic/storage elements are capable of performing functions selected from the group of functions consisting of buffer, register, combinatorial logic, registered logic, arithmetic function, multiplexor, demultiplexor, and tristate control.
Claim 20
Dependent Claim
66 words
A logic device as in claim 1 wherein said data means comprises a register file comprising one or more registers, each said register comprising: one or more input leads coupled to associated ones of said P data input leads; one or more output leads coupled to associated ones of said P data output leads; means for receiving one or more of said J control output signals.
Claim 21
Dependent Claim
52 words
A logic device as in claim 17 wherein said one or more input leads are configured as R input ports, where R is a positive integer and said one or more output leads are configured as S output ports, where S is a positive integer which need not be equal to R.
Claim 22
Dependent Claim
15 words
A logic device as in claim 17 wherein said registers comprise transparent or edge-triggered registers.
References Cited (Backward Citations)
US3569685A
Cited
US3593317A
Cited
US3849638A
Cited
US3949370A
Cited
US4034356A
Cited
US4124899B1
Cited
US4124899A
Cited
US4215417A
Cited
US4233667A
Cited
US4348737A
Cited
US4293783A
Cited
US4482953A
Cited
US4495590A
Cited
US4422072A
Cited
US4617649A
Cited
US4617649B1
Cited
US4660171A
Cited
US4506173A
Cited
US4641278A
Cited
US4742252A
Cited
US4807183A
Cited
US4703206A
Cited
US4734876A
Cited
US4853886A
Cited
US4675556A
Cited
US4791603A
Cited
US4829425A
Cited
US4803622A
Cited
US4811296A
Cited
US4996661A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-07 | 1995-04-08 | 1995-10-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-07 | 1999-04-08 | 1999-10-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-07 | 2003-04-08 | 2003-10-08 | $7700.00 | Window Closed / Lapsed |