Patent US5021691A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5021691A Expired / Lapsed US ⏱️ 0.0 years remaining

Level conversion circuit having capability of supplying output signal with controlled logical level

Assignee: NEC Electronics Corp
•
Filing: 1989-06-27
•
Granted: 1991-06-04
•
Expires: 2009-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A level conversion circuit is disclosed in which the level conversion circuit is formed by connection a plurality of field-effect transistors (FETs) and a plurality of diodes in series between prescribed potentials, and the FETs and the diodes constituting a logical level conversion part and the FETs and the diodes constituting a current control part respectively have identical element forms.

Inventors

  • 👤 Hitoshi Saito

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 21:00
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00369; H03K19/00384; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018535; H03K19/02; H03K19/08; H03K19/094; H03K19/0952

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 117 words
A level conversion circuit comprising a logical level conversion part formed by connecting in series at least one diode to a source electrode of a first field-effect transistor having its gate electrode as an input terminal for receiving an input signal to be level-converted, and a current control part formed by connecting in series a second field-effect transistor and at least one diode having element forms identical to those of said logical level conversion part, the gate electrode of said second field-effect transistor receiving a reference voltage, wherein an output terminal is connected to a first power source via said logical level conversion part and is connected to a second power source via said current control part.
Claim 2
Dependent Claim 117 words
A level conversion circuit comprising a logical level conversion part formed by connecting in series at least one diode to a source electrode of a first field-effect transistor having its gate electrode as an input terminal for receiving an input signal to be level-converted, and a current control part formed by connecting in series a second field-effect transistor and at least one diode having element forms identical to those of said logical level conversion part, the gate electrode of said second field-effect transistor receiving a reference voltage, wherein an output terminal is connected to a first power source via said logical level conversion part and is connected to a second power source via said current control part.
Claim 3
Dependent Claim 31 words
A level conversion circuit as claimed in claim 1, wherein said first power source is a high potential power source and said second power source is a low potential power source.
Claim 4
Dependent Claim 31 words
A level conversion circuit as claimed in claim 1, wherein said first power source is a low potential power source and said second power source is a high potential power source.
Claim 5
Dependent Claim 45 words
A level conversion circuit as claimed in claim 1, wherein the reference voltage supplied to the gate electrode of said second field-effect transistor is a divided voltage at a junction of a plurality of resistors connected in series between said first and second power sources.
Claim 6
Dependent Claim 192 words
A level conversion circuit as claimed in claim 1, further comprising a reference voltage source including a plurality of resistors connected in series between a third power source and a fourth power source, a third field-effect transistor having a gate electrode connected to the junction of said plural resistors and a drain electrode connected to said third power source, at least first and second diodes connected in series, the first diode being connected to the source electrode of said third field-effect transistor, a fourth field-effect transistor having a gate electrode connected to an external adjusting power terminal and supplied with another reference voltage from said external adjusting power terminal, a drain electrode connected to the source electrode of said third field-effect transistor via the series connection of said first and second diodes, and an element form identical to said third field-effect transistor, and another diode connected between the source electrode of said fourth field-effect transistor and said fourth power source and having an element form identical to said first diode, wherein said reference voltage supplied to said second field-effect transistor is a voltage supplied to the drain of the fourth field-effect transistor.
Claim 7
Dependent Claim 135 words
A level conversion circuit comprising: reference voltage supply means connected between a first power source and a second power source for supplying a prescribed potential between the potentials of said first and second power sources; logical level conversion means connected between said first power source and an output terminal for supplying an input logical level to said output terminal by converting it to a prescribed output logical level; and current control means connected between said output terminal and said second power source for establishing a current flow between said first and second power sources via said logical level conversion means and in response to a prescribed potential supplied by said reference voltage supply means, said current control means including element forms and circuit constructions that are identical to those of said logical level conversion means.
Claim 8
Dependent Claim 135 words
A level conversion circuit comprising: reference voltage supply means connected between a first power source and a second power source for supplying a prescribed potential between the potentials of said first and second power sources; logical level conversion means connected between said first power source and an output terminal for supplying an input logical level to said output terminal by converting it to a prescribed output logical level; and current control means connected between said output terminal and said second power source for establishing a current flow between said first and second power sources via said logical level conversion means and in response to a prescribed potential supplied by said reference voltage supply means, said current control means including element forms and circuit constructions that are identical to those of said logical level conversion means.
Claim 9
Dependent Claim 24 words
A level conversion circuit as claimed in claim 6, wherein said reference voltage supply means includes a series connection of a plurality of resistors.
Claim 10
Dependent Claim 305 words
A level conversion circuit comprising: logical level conversion means connected between a first power source and an output terminal for supplying an input logical level to said output terminal by converting it to a prescribed output logical level; current control means connected between said output terminal and a second power source for establishing a current flow between said first and second power sources via said logical level conversion means and in response to a prescribed potential, said current control means including element forms and circuit constructions that are identical to those of said logical level conversion means; and reference voltage supply means for supplying said prescribed potential to said current control means, said reference voltage supply means comprising a plurality of resistors connected in series between a third power source and a fourth power source, a first field-effect transistor having a gate electrode connected to the junction of said plural resistors and a drain electrode connected to said third power source, at least first and second diodes connected in series, the first diode being connected to the source electrode of said first field-effect transistor, a second field-effect transistor having a gate electrode connected to an external adjusting power terminal and supplied with a reference voltage from said external adjusting power terminal, a drain electrode connected to the source electrode of said first field-effect transistor via the series connection of said first and second diodes and connected to a prescribed potential supplying terminal, and an element form identical to said first field-effect transistor, and a diode connected between the source electrode of said second field-effect transistor and said fourth power source and having an element form identical to said first diode, wherein said prescribed potential is supplied to said current control means is a voltage in accordance with a voltage at said prescribed potential supplying terminal.
Claim 11
Dependent Claim 305 words
A level conversion circuit comprising: logical level conversion means connected between a first power source and an output terminal for supplying an input logical level to said output terminal by converting it to a prescribed output logical level; current control means connected between said output terminal and a second power source for establishing a current flow between said first and second power sources via said logical level conversion means and in response to a prescribed potential, said current control means including element forms and circuit constructions that are identical to those of said logical level conversion means; and reference voltage supply means for supplying said prescribed potential to said current control means, said reference voltage supply means comprising a plurality of resistors connected in series between a third power source and a fourth power source, a first field-effect transistor having a gate electrode connected to the junction of said plural resistors and a drain electrode connected to said third power source, at least first and second diodes connected in series, the first diode being connected to the source electrode of said first field-effect transistor, a second field-effect transistor having a gate electrode connected to an external adjusting power terminal and supplied with a reference voltage from said external adjusting power terminal, a drain electrode connected to the source electrode of said first field-effect transistor via the series connection of said first and second diodes and connected to a prescribed potential supplying terminal, and an element form identical to said first field-effect transistor, and a diode connected between the source electrode of said second field-effect transistor and said fourth power source and having an element form identical to said first diode, wherein said prescribed potential is supplied to said current control means is a voltage in accordance with a voltage at said prescribed potential supplying terminal.
Claim 12
Dependent Claim 100 words
A level conversion circuit as claimed in claim 6, wherein said logical level conversion means includes a field-effect transistor whose gate electrode receives said input logical level, whose source terminal is connected via at least one diode to said output terminal and whose drain terminal is connected to said first power source, and wherein said current control means includes a field-effect transistor whose gate electrode receives the prescribed potential from said reference voltage supply means, whose source terminal is connected via at least one diode to said second power source and whose drain terminal is connected to said output terminal.
Claim 13
Dependent Claim 31 words
A level conversion circuit as claimed in claim 6, wherein said first power source is a high potential power source and said second power source is a low potential power source.
Claim 14
Dependent Claim 30 words
A level conversion circuit as claimed in claim 6, further comprising a voltage adjusting means including at least one diode provided between said output terminal and said current control means.
Claim 15
Dependent Claim 45 words
A level conversion circuit as claimed in claim 6, wherein said field-effect transistor and said at least one diode of said logical level conversion means and said field-effect transistor and said at least one diode of said current control means respectively have identical element forms.

References Cited (Backward Citations)

US4016430A Cited
US4071784A Cited
US4096584A Cited
US4220876A Cited
US4392067A Cited
US4697110A Cited
US4698524A Cited
US4801824A Cited
US4833342A Cited
US4897565A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-06-03 1994-12-03 1995-06-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-06-03 1998-12-03 1999-06-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-06-03 2002-12-03 2003-06-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag