Patent US4927778A successfully refreshed from Google Patents.
US4927778A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of improving yield of LED arrays
Assignee: Eastman Kodak Co
•
Filing: 1988-08-05
•
Granted: 1990-05-22
•
Expires: 2008-08-05
Abstract
Abstract A high yield method for the fabrication of multi-element, gallium-arsenide-phosphide light emitting diode arrays having square light emitting elements 7903 square microns on 88.9 micron center suitable for use in electronic/optical printers, is described. The resulting arrays at a current density of 200 A/cm 2 have 0.6% power efficiency and a radiant exitance of 3.8 W cm -2 with less than 2% standard deviation in element to element radiant exitance. The integrated, relatively low cost LED arrays, are particularly suitable for use in electronic/optical printing applications.
Inventors
- 👤 Daniel C. Abbas
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 10:17
CPC Classifications
B; B41; B41J; B41J2/00; B41J2/435; B41J2/447; B41J2/45; H; H10; H10H; H10H20/00; H10H20/01; H10H20/011; H10H20/013; H10H29/00; H10H29/10; H10H29/14; Y; Y10; Y10S; Y10S148/00; Y10S148/099
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
143 words
A method of fabricating integrated light emitting semiconductor diode arrays each comprised of a series of diodes arranged along a major axis comprising: creating a plurality of diode arrays in a common semiconductor wafer containing parallel linear crystal irregularities that can result in the production of dark line defects in the completed diodes; subdividing the wafer to produce a plurality of chips each containing at least one of the diode arrays; and selecting diode arrays for use based on the diode to diode uniformity of light emission of the diodes in each array; characterized by the steps comprising: examining each semiconductor wafer in advance of formation of the diode arrays thereon to determine the nature and alignment of the parallel linear crystal irregularities; and forming the diode arrays on the semiconductor wafer with their major axes parallel to the parallel linear crystal irregularities.
Claim 2
Independent Claim
143 words
A method of fabricating integrated light emitting semiconductor diode arrays each comprised of a series of diodes arranged along a major axis comprising: creating a plurality of diode arrays in a common semiconductor wafer containing parallel linear crystal irregularities that can result in the production of dark line defects in the completed diodes; subdividing the wafer to produce a plurality of chips each containing at least one of the diode arrays; and selecting diode arrays for use based on the diode to diode uniformity of light emission of the diodes in each array; characterized by the steps comprising: examining each semiconductor wafer in advance of formation of the diode arrays thereon to determine the nature and alignment of the parallel linear crystal irregularities; and forming the diode arrays on the semiconductor wafer with their major axes parallel to the parallel linear crystal irregularities.
Claim 3
Dependent Claim
53 words
The method according to claim 1 wherein after initial examination of each semiconductor wafer and prior to proceeding further, the method further includes discarding those specimen wafers on which the density, character, extent and spacing of parallel linear crystal irregularities revealed by the laser photoluminescent examination render the wafer unfit for further processing.
Claim 4
Dependent Claim
65 words
The method according to claim 2 wherein during the further processing required to form the completed arrays of light emitting diodes, masks employed in fabricating the LED linear arrays are physically aligned with the elongated axes of the diode arrays extending parallel to the parallel linear crystal irregularities at least one of which can be visually observed on the surface of the starting semiconductor wafer.
Claim 5
Dependent Claim
146 words
The method according to claim 3 wherein after alignment and formation of the masks used in defining the linear LED arrays, zinc is diffused into one surface of the wafers to form p-regions for the diode arrays using one of several known diffusion processes, deposition followed by patterning of a p-region metallization layer, alloying of the p-region metallization layer, formation of an anti-reflection coating over the surface of the wafers having the metallized p-regions formed thereon, lapping and polishing down the backside of the wafers to a desired thickness, deposition and alloying of a backside metallization layer, opening contact holes in the anti-reflection coating to expose bonding pads to the p-region metallization layer, electrical testing of the LED arrays as thus far complete, dicing the wafers into individual LED linear arrays, and mounting and bonding the arrays on suitable headers to complete the LED array devices.
Claim 6
Dependent Claim
122 words
The method according to claim 4 wherein the starting light emitting semiconductor wafers comprise gallium-arsenide-phosphide substrates that exhibit n-type characteristics, the masking layer comprises plasma deposited silicon nitride, the zinc diffusion to form the p-regions is achieved by either a spin-on diffusion source, ion implantation, a closed tube diffusion process or by chemical vapor deposition of zinc oxide films, the p-region metallization is achieved either by vacuum deposition of aluminum contacts or sputter deposit of cadmium-tin oxide contacts, the anti-reflection coating comprises plasma deposited silicon nitride, the backside metallization layer comprises a vacuum deposited multiple layer nickel-gold/germanium nickel alloy, and the contact holes are opened in the anti-reflection coating using a positive photoresist mask and plasma etching to expose the bonding pads.
References Cited (Backward Citations)
US3185927A
Cited
US3232799A
Cited
US3341937A
Cited
US3618201A
Cited
US3816906A
Cited
US3813761A
Cited
US4236296A
Cited
JPS56155548A
Cited
JPS57162434A
Cited
US4455562A
Cited
US4455741A
Cited
US4536778A
Cited
JPS58159349A
Cited
JPS59200437A
Cited
US4596995A
Cited
US4637938A
Cited
US4542397A
Cited
US4590667A
Cited
US4660275A
Cited
JPS61216443A
Cited
US4604161A
Cited
JPS6377132A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-05-21 | 1993-11-20 | 1994-05-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-05-21 | 1997-11-20 | 1998-05-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-05-21 | 2001-11-20 | 2002-05-22 | $7700.00 | Window Closed / Lapsed |