Patent US4924351A successfully refreshed from Google Patents.
US4924351A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Recessed thermally conductive packaged semiconductor devices
Assignee: Toshiba Corp
•
Filing: 1989-04-10
•
Granted: 1990-05-08
•
Expires: 2009-04-10
Abstract
Abstract A packaged semiconductor device having a semiconductor chip mounted on a bed part, a first molded layer which seals the bed part and the semiconductor chip such that the back of the bed part is exposed, a heat sink under the exposed back of the bed part and with a prescribed distance between it and the back of the bed part a second molded layer which is formed such that it covers the outside of the heat sink and the first molded layer, and also fills the gap between the exposed surface of the bed part and the heat sink, and leads which are disposed such that they pass through the second molded layer and their ends are in the first molded layer, and which are connected via bonding wires to the internal terminals of the semiconductor chip.
Inventors
- 👤 Toshihiro Kato
- 👤 Shinjiro Kojima
- 👤 Takao Emoto
- 👤 Hiroshi Matsumoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 18:34
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/40; H10W76/42; H10W76/47; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W70/00; H10W70/40; H10W70/411; H10W74/00; H10W74/10; H10W74/111; H10W74/121; H10W90/00; H10W90/811; H10W72/00; H10W72/50; H10W72/531; H10W72/5363; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/851; H10W72/874; H10W72/884; H10W90/701; H10W90/731; H10W90/736; H10W90/751; H10W90/756
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
176 words
A packaged semiconductor device comprising: a bed part having front surface and back surface; a semiconductor chip mounted on said front surface of said bed part; a first molded layer which seals said front surface of said bed part and said semiconductor chip to expose said back surface of said bed part; a heat sink having first and second main surfaces, and facing said back surface of said bed part on said first main surface thereof with a gap of a prescribed distance from said back surface of said bed part; a second molded layer formed to cover an outside of said heat sink and said first molded layer and fill said gap from one direction; and leads which pass through said second molded layer, of which ends are disposed inside said first molded layer, and which are connected to internal terminals of said semiconductor chip; wherein at least one of the back surface of said bed part and the first main surface of said heat sink is provided with a plurality of roughened recessed parts.
Claim 2
Dependent Claim
176 words
A packaged semiconductor device comprising: a bed part having front surface and back surface; a semiconductor chip mounted on said front surface of said bed part; a first molded layer which seals said front surface of said bed part and said semiconductor chip to expose said back surface of said bed part; a heat sink having first and second main surfaces, and facing said back surface of said bed part on said first main surface thereof with a gap of a prescribed distance from said back surface of said bed part; a second molded layer formed to cover an outside of said heat sink and said first molded layer and fill said gap from one direction; and leads which pass through said second molded layer, of which ends are disposed inside said first molded layer, and which are connected to internal terminals of said semiconductor chip; wherein at least one of the back surface of said bed part and the first main surface of said heat sink is provided with a plurality of roughened recessed parts.
Claim 3
Dependent Claim
200 words
A packaged semiconductor device comprising: a bed part having front surface and back surface; a semiconductor chip mounted on said front surface of said bed part; a first molded layer which seals said front surface of said bed part and said semiconductor chip to expose said back surface of said bed part; a heat sink having first and second main surfaces, and facing said back surface of said bed part on said first main surface thereof with a gap of a prescribed distance from said back surface of said bed part; a second molded layer formed to cover an outside of said heat sink and said first molded layer and fill said gap from one direction; and leads which pass through said second molded layer, of which ends are disposed inside said first molded layer, and which are connected to internal terminals of said semiconductor chip; wherein at least one of the back surface of said bed part and the first main surface of said heat sink is provided with a plurality of recessed parts; and wherein the recessed parts are provided on both said back surface of said bed part and said first main surface of said heat sink.
Claim 4
Dependent Claim
200 words
A packaged semiconductor device comprising: a bed part having front surface and back surface; a semiconductor chip mounted on said front surface of said bed part; a first molded layer which seals said front surface of said bed part and said semiconductor chip to expose said back surface of said bed part; a heat sink having first and second main surfaces, and facing said back surface of said bed part on said first main surface thereof with a gap of a prescribed distance from said back surface of said bed part; a second molded layer formed to cover an outside of said heat sink and said first molded layer and fill said gap from one direction; and leads which pass through said second molded layer, of which ends are disposed inside said first molded layer, and which are connected to internal terminals of said semiconductor chip; wherein at least one of the back surface of said bed part and the first main surface of said heat sink is provided with a plurality of recessed parts; and wherein the recessed parts are provided on both said back surface of said bed part and said first main surface of said heat sink.
References Cited (Backward Citations)
US3585455A
Cited
US3646409A
Cited
US3706840A
Cited
US3767839A
Cited
US3689804A
Cited
US3839660A
Cited
US3930114A
Cited
US4048670A
Cited
US4467522A
Cited
US4483067A
Cited
US4481380A
Cited
US4642716A
Cited
US4542260A
Cited
US4628146A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-05-07 | 1993-11-06 | 1994-05-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-05-07 | 1997-11-06 | 1998-05-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-05-07 | 2001-11-06 | 2002-05-08 | $7700.00 | Window Closed / Lapsed |