US4901279A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MESFET sram with power saving current-limiting transistors
Assignee: International Business Machines Corp
•
Filing: 1988-06-20
•
Granted: 1990-02-13
•
Expires: 2008-06-20
Abstract
Abstract A static random access memory cell implemented with metal Schottky field-effect transistors. The cell has first and second branches, each of the branches including: a depletion mode current limiting transistor having a drain connected to a first circuit node; a depletion mode load transistor having a drain connected to the source of the current limiting transistor and a source connected to a second circuit node; an enhancement mode active transistor having a drain connected to the second circuit node and a source connected to a third circuit node; an enhancement mode access transistor having a source connected to the second circuit node and a gate connected to the gate of the current limiting transistor; the gate of the load transistor connected to the second circuit node; the commonly connected gates of the current limiting transistor and the access transistor adapted to receive a word-line signal; and the drain of the access transistor adapted to receive a bit-line signal. The first circuit node is adapted for connection to a source of bias voltage, and the third circuit node is adapted for connection to a circuit ground. The first and second branches are cross-connected between the second nodes and the gates of the active transistors.
Inventors
- 👤 Donald W. Plass
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 17:11
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417; H; H10; H10B; H10B10/00; H10B10/12
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
194 words
In a static random access memory cell implemented with metal Schottky field-effect transistors, said cell including first and second branches, each of said branches comprising a first circuit node adapted for connection to a source of bias potential, a load transistor having a source and gate connected to a second circuit node, an active transistor having a drain connected to said second circuit node and a source connected to a third circuit node, an access transistor having a source connected to said second circuit node, the gate of said access transistor adapted to receive a cell word-line signal, the drain of said access transistor adapted to receive a cell bit-line signal, and said third circuit node adapted for connection to a reference potential, said first and second branches cross-connected between said second nodes and the gates of said active transistors, current limiting apparatus in each of said branches comprising: current limiting means connected intermediate said first circuit node and said drain of said load transistor for reducing the drain current of said load transistor when said word line signal is not enabled; and means for applying said word-line signal to said current limiting means.
Claim 2
Dependent Claim
194 words
In a static random access memory cell implemented with metal Schottky field-effect transistors, said cell including first and second branches, each of said branches comprising a first circuit node adapted for connection to a source of bias potential, a load transistor having a source and gate connected to a second circuit node, an active transistor having a drain connected to said second circuit node and a source connected to a third circuit node, an access transistor having a source connected to said second circuit node, the gate of said access transistor adapted to receive a cell word-line signal, the drain of said access transistor adapted to receive a cell bit-line signal, and said third circuit node adapted for connection to a reference potential, said first and second branches cross-connected between said second nodes and the gates of said active transistors, current limiting apparatus in each of said branches comprising: current limiting means connected intermediate said first circuit node and said drain of said load transistor for reducing the drain current of said load transistor when said word line signal is not enabled; and means for applying said word-line signal to said current limiting means.
Claim 3
Dependent Claim
64 words
Current limiting apparatus in accordance with claim 1 wherein: said current limiting means includes a current limiting transistor having a drain connected to said first circuit node and a source connected to said drain of said load transistor; and said word-line signal applying means comprises an electrical conductor connected between said gate of said access transistor and the gate of said current limiting transistor.
Claim 4
Dependent Claim
222 words
A static random access memory cell implemented with metal Schottky field-effect transistors, said cell adapted for connection to a source of bias voltage and a reference potential, said cell responsive to a word-line signal and complimentary bit-line signals for storing complimentary voltage levels, said cell comprising: first and second branches, each of said branches including a depletion mode current limiting transistor having a drain connected to a first circuit node, a depletion mode load transistor having a drain connected to the source of said current limiting transistor and a source and gate connected to a second circuit node, an enhancement mode active transistor having a drain connected to said second circuit node and a source connected to a third circuit node, an enhancement mode access transistor having a source connected to said second circuit node and a gate connected to the gate of said current limiting transistor, the commonly connected gates of said current limiting transistor and said access transistor adapted to receive said word-line signal, the drain of said access transistor adapted to receive a bit-line signal, said first circuit node adapted for connection to said source of bias voltage, and said third circuit node adapted for connection to said circuit reference potential; and said first and second branches cross-connected between said second nodes and the gates of said active transistors.
Claim 5
Dependent Claim
222 words
A static random access memory cell implemented with metal Schottky field-effect transistors, said cell adapted for connection to a source of bias voltage and a reference potential, said cell responsive to a word-line signal and complimentary bit-line signals for storing complimentary voltage levels, said cell comprising: first and second branches, each of said branches including a depletion mode current limiting transistor having a drain connected to a first circuit node, a depletion mode load transistor having a drain connected to the source of said current limiting transistor and a source and gate connected to a second circuit node, an enhancement mode active transistor having a drain connected to said second circuit node and a source connected to a third circuit node, an enhancement mode access transistor having a source connected to said second circuit node and a gate connected to the gate of said current limiting transistor, the commonly connected gates of said current limiting transistor and said access transistor adapted to receive said word-line signal, the drain of said access transistor adapted to receive a bit-line signal, said first circuit node adapted for connection to said source of bias voltage, and said third circuit node adapted for connection to said circuit reference potential; and said first and second branches cross-connected between said second nodes and the gates of said active transistors.
Claim 6
Dependent Claim
19 words
A cell in accordance with claim 3 wherein all of said transistors are fabricated from class III-V semiconductor materials.
Claim 7
Dependent Claim
20 words
A cell in accordance with claim 4 wherein all of said transistors comprise gallium arsenide (GaAs) metal Schottky field-effect transistors.
Claim 8
Dependent Claim
19 words
A cell in accordance with claim 3 wherein all of said transistors are fabricated on a single integrated circuit.
Claim 9
Dependent Claim
72 words
A cell in accordance with claim 6 wherein: said integrated circuit is fabricated in a split word line configuration with word line connections on opposite sides of said circuit; said current limiting and load transistors are positioned adjoining one-another in each of said branches on said integrated circuit; and the gates of said current limiting and access transistors in each of said first and second branches share a continuous region of metallization.
References Cited (Backward Citations)
US3810128A
Cited
JPS54122941A
Cited
US4458338A
Cited
US4450462A
Cited
US4503522A
Cited
US4375677A
Cited
US4578778A
Cited
US4460978A
Cited
US4520462A
Cited
US4507758A
Cited
US4567577A
Cited
US4577215A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-02-12 | 1993-08-14 | 1994-02-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-02-12 | 1997-08-14 | 1998-02-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-02-12 | 2001-08-14 | 2002-02-13 | $7700.00 | Window Closed / Lapsed |