US4866495A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High power MOSFET and integrated control circuit therefor for high-side switch application
Assignee: Infineon Technologies Americas Corp
•
Filing: 1987-05-27
•
Granted: 1989-09-12
•
Expires: 2007-05-27
Abstract
Abstract A lateral conduction high power MOSFET chip with integrated control circuits in disclosed for high-side switching applications. A first surface field reduction region disposed between drain and source regions extends from the chip surface and into its body and has a charge density of about 1×10 12 ions/cm 2 . A second surface field reduction region extends below the first region and the source and drain regions and has a charge density of from about 1.5×10 12 to 2.0×10 12 ions/cm 2 . A substrate extends below the second region and is isolated from both drain and source regions to enable the use of the device as a high-side switch.
Inventors
- 👤 Daniel M. Kinzer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 04:50
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/028; H10D30/0281; H10D30/0291; H10D30/60; H10D30/64; H10D30/65; H10D30/66; H10D30/663; H10D62/00; H10D62/10; H10D62/102; H10D62/103; H10D62/105; H10D62/106; H10D62/109; H10D62/17; H10D62/393
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
365 words
A field effect transistor comprising, in combination, a substrate if monocrystalline semiconductor material; a first layer of a first conductivity type formed atop said substrate, defining a reduced surface field first region, and having top and bottom surfaces; a surface-adjoining body region of a second conductivity type formed in said first layer and comprising first and second laterally spaced segments; a surface-adjoining source region of said first conductivity type formed in said first layer and having first and second segments respectively within said first and second body region segments; said first and second source region segments spaced from confronting edges of said first and second body region segments respectively and defining respective first and second surface channel segment- at said surface of said substrate; the laterally-outwardly spaced portions of said first and second body region segments respectively adjoining said first and second source region segments and having a substantially greater conductivity than the adjacent laterally-inwardly spaced portions of said first and second body region segments for suppressing parasitic bipolar transistor turn-on; a gate oxide and gate electrode formed atop said surface channel; a drain region of said first conductivity type formed in said first layer and comprising first and second laterally spaced segments spaced laterally outwardly of said first and second body region segments; a second region of said second conductivity type formed in said first layer and comprising a first segment interposed between said first body region segment and said first drain region segment and defining a reduced surface field region segment and a second segment interposed between said second body region segment and said second drain region segment and defining a reduced surface field region segment, thereby current flow from said surface channel has a vertical component from said surface to a depth greater than the depth of said second region, and first and second lateral components respectively beneath said first and second segments of said second region; said first region having a total charge approximately equal to the charge which will be depleted from both the top and bottom of said first region when said device is off; said second region having a total charge of approximately 1×10 12 ions/cm 2 .
Claim 2
Dependent Claim
365 words
A field effect transistor comprising, in combination, a substrate if monocrystalline semiconductor material; a first layer of a first conductivity type formed atop said substrate, defining a reduced surface field first region, and having top and bottom surfaces; a surface-adjoining body region of a second conductivity type formed in said first layer and comprising first and second laterally spaced segments; a surface-adjoining source region of said first conductivity type formed in said first layer and having first and second segments respectively within said first and second body region segments; said first and second source region segments spaced from confronting edges of said first and second body region segments respectively and defining respective first and second surface channel segment- at said surface of said substrate; the laterally-outwardly spaced portions of said first and second body region segments respectively adjoining said first and second source region segments and having a substantially greater conductivity than the adjacent laterally-inwardly spaced portions of said first and second body region segments for suppressing parasitic bipolar transistor turn-on; a gate oxide and gate electrode formed atop said surface channel; a drain region of said first conductivity type formed in said first layer and comprising first and second laterally spaced segments spaced laterally outwardly of said first and second body region segments; a second region of said second conductivity type formed in said first layer and comprising a first segment interposed between said first body region segment and said first drain region segment and defining a reduced surface field region segment and a second segment interposed between said second body region segment and said second drain region segment and defining a reduced surface field region segment, thereby current flow from said surface channel has a vertical component from said surface to a depth greater than the depth of said second region, and first and second lateral components respectively beneath said first and second segments of said second region; said first region having a total charge approximately equal to the charge which will be depleted from both the top and bottom of said first region when said device is off; said second region having a total charge of approximately 1×10 12 ions/cm 2 .
Claim 3
Dependent Claim
59 words
The field effect transistor of claim 1, which further includes a low voltage control circuit integrated into said substrate and electrically isolated from the potential of said source and drain regions and connected to said gate electrode; said substrate being at low potential relative to the potential which is applied to said drain and source regions during their operation.
Claim 4
Dependent Claim
38 words
The field effect transistor of claim 1, which further includes a source electrode and drain electrode formed atop said surface; said source electrode connected to said base and source regions; said drain electrode connected to said drain region.
Claim 5
Dependent Claim
37 words
The field effect transistor of claim 1 wherein said second region has a depth about equal to or greater than the depth of said drain region and a depth greater than the depth of said source region.
Claim 6
Dependent Claim
16 words
The field effect transistor of claim 1, wherein said substrate is of the second conductivity type.
Claim 7
Dependent Claim
27 words
The field effect transistor of claim 1, wherein said total charge in said first region if from 1.5×10 12 ions/cm 2 to 2×10 12 ions/cm 2 .
Claim 8
Dependent Claim
27 words
The field effect transistor of claim 1, wherein said total charge in said first region is from 1.5×10 12 ions/cm 2 to 2×10 12 ions/cm 2 .
Claim 9
Dependent Claim
25 words
The field effect transistor of claim 1, wherein the respective first and second segments of said body, source and drain regions are elongated and parallel.
Claim 10
Dependent Claim
26 words
The field effect transistor of claim 2, wherein said total charge in said first region is 1.5×10 12 ions/cm 2 to 2×10 12 ions/cm 2 .
Claim 11
Dependent Claim
19 words
The field effect transistor of claim 6, wherein said total charge in said first region is 2×10 12 .
Claim 12
Dependent Claim
27 words
The field effect transistor of claim 8, wherein said total charge in said first region is from 1.5×10 12 ions/cm 2 to 2×10 12 ions/cm 2 .
Claim 13
Dependent Claim
30 words
The field effect transistor of claim 1, wherein both of said source and drain regions can reach a potential of greater than about 100 volts above substrate potential during operation.
Claim 14
Dependent Claim
16 words
The field effect transistor of claim 9, wherein said substrate is of the second conductivity type.
Claim 15
Dependent Claim
16 words
The field effect transistor of claim 12, wherein said substrate is of the second conductivity type.
Claim 16
Dependent Claim
18 words
The device of claim 1 wherein said gate is a polysilicon gate disposed in a single flat plane.
Claim 17
Dependent Claim
18 words
The device of claim 1 wherein said gate is a polysilicon gate disposed in a single flat plane.
Claim 18
Dependent Claim
18 words
The device of claim 12 wherein said gate is a polysilicon gate disposed in a single flat plane.
Claim 19
Dependent Claim
27 words
The field effect transistor of claim 15, wherein said total charge in said first region is from 1.5×10 12 ions/cm 2 to 2×10 12 ions/cm 2 .
References Cited (Backward Citations)
US4152714A
Cited
US4376286A
Cited
US4376286B1
Cited
US4409606A
Cited
US4364073A
Cited
US4300150A
Cited
US4422089A
Cited
US4742380A
Cited
US4626879A
Cited
US4639761A
Cited
US4628341A
Cited
US4593458A
Cited
US4609929A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-11 | 1993-03-13 | 1993-09-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-11 | 1997-03-13 | 1997-09-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-11 | 2001-03-13 | 2001-09-12 | $7700.00 | Window Closed / Lapsed |