US4858072A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interconnection system for integrated circuit chips
Assignee: APT GROUP Inc
•
Filing: 1987-11-06
•
Granted: 1989-08-15
•
Expires: 2007-11-06
Abstract
Abstract A novel packaging system for VLSI circuits allows low-cost construction and maintenance of complex high density high-performance devices with low power requirements. The devices can be individually created by software means from a small selection of standardizable IC chips by disposing a plurality of chips in leadless chip carriers in a mosaic on a substrate, and configuring them by software to selectively communicate with other chips of the mosaic or even to individually change their operating function. The immediate juxtaposition of the chip carries in the mosaic eliminates transmission line data skew, and also allows considerable savings in chip space and power requirements by dispensing with interconnection drivers, receivers and bonding pads. The chip carrier mosaics may be assembled into modules suitable for plug-in connection to an interconnecting backplane to create even larger devices, and individual modules can be dynamically tested in their high-performance mode by configuring one or more modules as test modules and either plugging them into modules to be tested or making them a permanent part of the device's module array.
Inventors
- 👤 Louis E. Chall, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 17:33
CPC Classifications
H; H10; H10W; H10W72/00; G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318505; G11; G11C; G11C29/00; G11C29/006; H05; H05K; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3431; H05K3/3442; H05K7/00; H05K7/20; H05K7/20536; H05K7/20545; H10W40/00; H10W40/40; H10W40/47; H10W70/00; H10W70/60; H10W70/611; H10W70/67; H10W70/68; H10W90/00; H10W90/401; H05K1/00; H05K1/02; H05K1/0286; H05K1/14; H05K1/142; H05K2201/00; H05K2201/09; H05K2201/09145; H05K2201/09181; H05K2201/09209; H05K2201/09372; H05K2201/09418; H05K2201/10; H05K2201/10431; H05K2201/10507; H05K2201/1053; H05K2201/10613; H05K2201/10621; H05K2201/10727; H05K3/40; H05K3/403; Y; Y02; Y02P; Y02P70/00; Y02P70/50
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
170 words
A leadless interconnection system for integrated circuits, comprising: (a) a substrate for supporting chip carriers; and (b) a plurality of chip carriers mounted on said substrate adjacent to each other, each of said carriers including: (i) a carrier body having a geometric shape such that said carriers may be disposed on said substrate to form a mosaic; (ii) connection pads so arranged on the periphery of said geometric shape of said body that when said carriers are disposed in said mosaic, each connection pad is immediately adjacent to a corresponding connection pad of another carrier of the mosaic; (iii) an integrated circuit chip mounted on said carrier body; (iv) said chip, carrier and mosaic being so configured as to allow said chip to selectively transmit and receive data to and from a chip on any adjacent carrier in said mosaic through said connection pads; (c) immediately adjacent ones of said connection pads being electrically connected to each other without the use of intervening wires or leads formed on said carrier.
Claim 2
Dependent Claim
170 words
A leadless interconnection system for integrated circuits, comprising: (a) a substrate for supporting chip carriers; and (b) a plurality of chip carriers mounted on said substrate adjacent to each other, each of said carriers including: (i) a carrier body having a geometric shape such that said carriers may be disposed on said substrate to form a mosaic; (ii) connection pads so arranged on the periphery of said geometric shape of said body that when said carriers are disposed in said mosaic, each connection pad is immediately adjacent to a corresponding connection pad of another carrier of the mosaic; (iii) an integrated circuit chip mounted on said carrier body; (iv) said chip, carrier and mosaic being so configured as to allow said chip to selectively transmit and receive data to and from a chip on any adjacent carrier in said mosaic through said connection pads; (c) immediately adjacent ones of said connection pads being electrically connected to each other without the use of intervening wires or leads formed on said carrier.
Claim 3
Dependent Claim
63 words
The system of claim 1, in which said substrate is a circuit board having a conductive ground plane and a conductive power plane separated by an insulating layer, said power plane being electrically connected to a first portion of the underside of said chip carriers, and said ground plane being electrically connected to a second portion of the underside of said chip carriers.
Claim 4
Dependent Claim
16 words
The system of claim 2, in which said first portion is surrounded by said second portion.
Claim 5
Dependent Claim
24 words
The system of claim 2, in which the material of said insulating layer and the material of said chip carrier body is aluminum nitride.
Claim 6
Dependent Claim
52 words
The system of claim 2, in which said circuit board includes a second conductive ground plane separated from said power plane by a second insulating layer on the opposite side of said power plane from said first-named ground plane, and an electrically conductive heat sink conductively bonded to said second ground plane.
Claim 7
Dependent Claim
17 words
The system of claim 5, in which said ground planes are electrically connected through said insulating layers.
Claim 8
Dependent Claim
40 words
The system of claim 5, in which said heat sink includes a corrugated sheet of heat-conductive material, said sheet having interdigitated elongated apertures therein to compensate for the differing heat expansion coefficients of said heat sink material and said substrate.
Claim 9
Dependent Claim
46 words
The system of claim 2, in which said body carries on its underside a ground plate and a power connector plate connected to said chip, said ground plate and power connector plate being electrically and mechanically connected to said ground plane and said power plane, respectively.
Claim 10
Dependent Claim
15 words
The system of claim 8, in which said ground plate surrounds said power connector plate.
Claim 11
Dependent Claim
27 words
The system of claim 1, in which said chip carriers have a geometric shape and connection pad disposition such that their orientation in the mosaic is immaterial.
Claim 12
Dependent Claim
27 words
The system of claim 10, in which said chip carriers are hexagonal, and said connection pads are located in the center of each side of said hexagon.
Claim 13
Dependent Claim
35 words
The system of claim 10, in which said chip carriers are rectangular, and each carrier has two sets of connection pads on each long side, and one set of connector pads on each short side.
Claim 14
Dependent Claim
25 words
The system of claim 10 in which said chip carriers are square, and each carrier has two sets of connection pads located on each side.
Claim 15
Dependent Claim
28 words
The system of claim 10, in which said chip carriers are square, and each carrier has one set of connection pads located in the center of each side.
Claim 16
Dependent Claim
14 words
The system of claim 1, in which said body is made of aluminum nitride.
Claim 17
Dependent Claim
27 words
The system of claim 1, in which said connection pads are conductive, substantially semicylindrical indentations, individually connected to said chip, in the periphery of said carrier body.
Claim 18
Dependent Claim
48 words
The system of claim 16, in which said substrate carries solder-coated insulated microstrips extending across each pair of said corresponding connection pads, so that upon flow soldering, solder rises in the cylindrical space defined by said corresponding connection pads to electrically and mechanically connect said corresponding connection pads.
References Cited (Backward Citations)
US3698082A
Cited
US3611317A
Cited
US3716759A
Cited
US4107760A
Cited
US4321654A
Cited
US4246597A
Cited
US4398208A
Cited
US4254446A
Cited
US4296456A
Cited
US4484215A
Cited
US4578697A
Cited
US4437141A
Cited
US4754316A
Cited
US4549200A
Cited
US4697204A
Cited
US4638348A
Cited
US4551747A
Cited
US4551746A
Cited
US4489363A
Cited
US4582953A
Cited
US4770640A
Cited
US4755866A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-14 | 1993-02-13 | 1993-08-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-14 | 1997-02-13 | 1997-08-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-14 | 2001-02-13 | 2001-08-15 | $7700.00 | Window Closed / Lapsed |