US4398208A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit chip package for logic circuits
Assignee: NEC Corp
•
Filing: 1980-07-10
•
Granted: 1983-08-09
•
Expires: 2000-07-10
Abstract
Abstract An integrated circuit (IC) chip package comprises a plurality of IC chips mounted on a multilayer substrate. A plurality of covers are provided on the substrate and are positioned so as to cover at least one of the IC chips. External pins are provided on each of the covers, and each of the pins is connected to selected chips via first signal lines on the covers connecting the pins to the substrate, and second signal lines within the substrate connecting the first signal lines to the selected chips. The substrate may be provided with a heat exchanger or heat sinks at the underside thereof, the overall construction resulting in a cool operating IC chip package with numerous external terminals having short wiring lengths to the chips.
Inventors
- 👤 Hiroshi Murano
- 👤 Moritoshi Akino
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 01:24
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/611; H10W40/00; H10W40/20; H10W40/22; H10W40/226; H10W40/40; H10W40/47; H10W70/67; H10W70/68; H10W70/685; H10W76/00; H10W76/10; H10W76/12; H10W90/00; H10W70/62; H10W70/63; H10W72/00; H10W72/851; H10W72/874; H10W72/884; H10W90/701; H10W90/731; H10W90/734; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
160 words
An integrated circuit (IC) chip package for logic circuits comprising: a substrate; a plurality of IC chips mounted on the surface of the substrate; at least one cover provided on said substrate surface, said cover having a concave rectangular bracket-shaped cross section and positioned so as to cover at least one of said IC chips; a plurality of external terminals formed on the upper surface of said cover; a plurality of first signal lines electrically connected to each of the external terminals and positioned independently on said cover; and a plurality of second signal lines for electrically connecting selected first signal lines to selected IC chips, said at least one cover comprising at least first and second covers each covering different ones of said plurality of IC chips, at least one of said second signal lines being embedded in said substrate and electrically connecting an IC chip under said first cover with a first signal line on said second cover.
Claim 2
Dependent Claim
160 words
An integrated circuit (IC) chip package for logic circuits comprising: a substrate; a plurality of IC chips mounted on the surface of the substrate; at least one cover provided on said substrate surface, said cover having a concave rectangular bracket-shaped cross section and positioned so as to cover at least one of said IC chips; a plurality of external terminals formed on the upper surface of said cover; a plurality of first signal lines electrically connected to each of the external terminals and positioned independently on said cover; and a plurality of second signal lines for electrically connecting selected first signal lines to selected IC chips, said at least one cover comprising at least first and second covers each covering different ones of said plurality of IC chips, at least one of said second signal lines being embedded in said substrate and electrically connecting an IC chip under said first cover with a first signal line on said second cover.
Claim 3
Dependent Claim
31 words
An IC chip package for logic circuits as claimed in claim 1, further comprising heat sink means provided on the underside of said substrate for air cooling said IC chip package.
Claim 4
Dependent Claim
31 words
An IC chip package for logic circuits as claimed in claim 1, further comprising heat exchanger means provided on the underside of said substrate for liquid cooling said IC chip package.
Claim 5
Dependent Claim
47 words
An IC chip package for logic circuits as claimed in claim 1, wherein said substrate has a multilayer structure composed of two insulating layers and a conductive layer inserted between said insulating layers, said conductive layer forming said at least one plurality of said second signal lines.
Claim 6
Dependent Claim
33 words
An IC chip package for logic circuits as claimed in claim 1, wherein the upper surface of at least one of said first and second covers is provided with a hole bored therethrough.
Claim 7
Dependent Claim
21 words
An IC chip package for logic circuits as claimed in claim 1, wherein said plurality of external terminals are pin-type terminals.
Claim 8
Dependent Claim
21 words
An IC chip package for logic circuits as claimed in claim 1, wherein said plurality of external terminals are pad-type terminals.
References Cited (Backward Citations)
US3202888A
Cited
US3311798A
Cited
US3423638A
Cited
US3373322A
Cited
US3404215A
Cited
US3361868A
Cited
US3496634A
Cited
US3404214A
Cited
US3519895A
Cited
US3649881A
Cited
US4220917A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-08-08 | 1987-02-07 | 1987-08-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-08-08 | 1991-02-07 | 1991-08-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-08-08 | 1995-02-07 | 1995-08-09 | $7700.00 | Window Closed / Lapsed |