US4816422A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fabrication of large power semiconductor composite by wafer interconnection of individual devices
Assignee: Fairchild Semiconductor Corp
•
Filing: 1986-12-29
•
Granted: 1989-03-28
•
Expires: 2006-12-29
Abstract
Abstract A method for fabricating a composite semiconductor from a plurality of substantially identical individual semiconductor devices formed on a common semiconductor wafer includes testing the devices on the wafer to generate a positional mapping of acceptable and non-acceptable devices, dividing the wafer into a plurality of areas of arbitrary size, connecting corresponding contact pads on only the acceptable devices within a given area to each other via common conductive paths which are supported on a dielectric film covering the pads, the film having appropriately located holes filled with conductive material to electrically couple the common conductive paths and the underlying contact pads of only the acceptable devices. The devices within a given area are intercoupled in a manner to form an operational array; single or multiple arrays may be coupled together to form a composite package having common external contacts and heat sink supports.
Inventors
- 👤 Alexander J. Yerman
- 👤 Constantine A. Neugebauer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 15:54
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/23; H10P74/232; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43; H10W70/00; H10W70/60; H10W70/611; H10W90/00; H10W90/401; Y; Y10; Y10S; Y10S148/00; Y10S148/093; Y10S148/162
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
176 words
A method for fabricating a composite semiconductor package from a plurality of individual semiconductor devices formed on a common semiconductor wafer, said method comprising the steps of: testing each device to generate an electronically stored positional mapping of acceptable and non-acceptable devices on said wafer; dividing said wafer into a plurality of areas, each area containing a preselected number of adjacent devices, and each area also having an individual pattern of acceptable and non-acceptable devices; connecting corresponding contact pads on each of the acceptable devices in a given area to each other by means of separate common conductive paths to form an array in each of said plurality of areas in accordance with said individual patterns of acceptable and non-acceptable devices on said wafer as specified by said stored positional mapping; severing said wafer into a plurality of separate arrays as specified by said aforementioned division of said wafer into a plurality of areas; coupling together, in electrical parallel, the common conductive paths of a plurality of said severed arrays to form said composite package. PG,20
Claim 2
Independent Claim
176 words
A method for fabricating a composite semiconductor package from a plurality of individual semiconductor devices formed on a common semiconductor wafer, said method comprising the steps of: testing each device to generate an electronically stored positional mapping of acceptable and non-acceptable devices on said wafer; dividing said wafer into a plurality of areas, each area containing a preselected number of adjacent devices, and each area also having an individual pattern of acceptable and non-acceptable devices; connecting corresponding contact pads on each of the acceptable devices in a given area to each other by means of separate common conductive paths to form an array in each of said plurality of areas in accordance with said individual patterns of acceptable and non-acceptable devices on said wafer as specified by said stored positional mapping; severing said wafer into a plurality of separate arrays as specified by said aforementioned division of said wafer into a plurality of areas; coupling together, in electrical parallel, the common conductive paths of a plurality of said severed arrays to form said composite package. PG,20
Claim 3
Dependent Claim
75 words
The method of claim 1 wherein said step of connecting corresponding contact pads on each of said acceptable devices in a given array to each other is accomplished by: overcoating said wafer with an insulating layer; forming openings through said layer to only the contact pads associated with acceptable devices on said wafer; and depositing a conductive coating on said insulating layer, which coating fills said openings and makes electrical contact with said contact pads.
Claim 4
Dependent Claim
62 words
The method of claim 2 further including the steps of: patterning said conductive coating to form separate conductive strips insulated from each other, one of said strips forming a first common conductive path electrically interconnecting a first set of corresponding contact pads, and another of said strips forming a second common conductive path electrically interconnecting a second set of corresponding contact pads.
Claim 5
Dependent Claim
40 words
The method of claim 3 further including the steps of: providing a ceramic support substrate, forming separate conductive layers on said substrate; bringing said conductive strips on said array into contact with different ones of said layers on said substrate.
Claim 6
Dependent Claim
21 words
The method of claim 4 wherein said step of depositing comprises direct bonding a patterned copper containing layer onto said substrate.
Claim 7
Dependent Claim
12 words
The method of claim 2 wherein said insulating layer is a polymer.
Claim 8
Dependent Claim
19 words
The method of claim 6 wherein said polymer is selected from the group consisting of polysulfone, polyimide or epoxy.
Claim 9
Dependent Claim
26 words
The method of claim 2 wherein the step of forming openings comprises focussing electromagnetic eneregy on the surface of the layer where said opening is desired.
Claim 10
Dependent Claim
14 words
The method of claim 8 wherein said electromagnetic energy is produced by a laser.
Claim 11
Dependent Claim
17 words
The method of claim 8 wherein said laser is operated at a frequency of approximately 248 nanometers.
Claim 12
Dependent Claim
21 words
The method recited in claim 9 wherein the energy from said laser is applied to said layer in a pulsed manner.
Claim 13
Dependent Claim
15 words
The method of claim 4 wherein said ceramic substrate is Berylia oxide or aluminum nitride.
Claim 14
Independent Claim
130 words
A method of forming a composite semiconductor device from a plurality of individual devices formed on a semiconductor wafer, said method comprising the steps of: (1) testing said devices on said wafer in order to generate an electronically stored positional mapping of acceptable and non-acceptable devices; (2) forming a plurality of adjacent devices into an area, each area having an individual pattern of acceptable and non-acceptable devices; and (3) using said electronically stored mapping as a guide to connect only the acceptable devices in said area in parallel to form an array in accordance with individual patterns of acceptable and non-acceptable devices as specified by said electronically stored positional mapping, said array having a common electrical connection for each set of corresponding contact pads on each of said acceptable devices.
Claim 15
Independent Claim
130 words
A method of forming a composite semiconductor device from a plurality of individual devices formed on a semiconductor wafer, said method comprising the steps of: (1) testing said devices on said wafer in order to generate an electronically stored positional mapping of acceptable and non-acceptable devices; (2) forming a plurality of adjacent devices into an area, each area having an individual pattern of acceptable and non-acceptable devices; and (3) using said electronically stored mapping as a guide to connect only the acceptable devices in said area in parallel to form an array in accordance with individual patterns of acceptable and non-acceptable devices as specified by said electronically stored positional mapping, said array having a common electrical connection for each set of corresponding contact pads on each of said acceptable devices.
Claim 16
Dependent Claim
101 words
The method of claim 13 wherein said step of using said mapping to connect only the acceptable devices comprises the steps of: overcoating the contact pads of both said acceptable and non-acceptable devices with an insulating layer; forming openings through said insulating layer only to the contact pads of said acceptable devices; depositing a uniform metallization coating over said insulating layer to provide a conduction layer which makes contact with the contact pads of said acceptable devices via said openings; and patterning said metallization coating to divide it into separate conductive runs, one run for each set of corresponding contact pads.
Claim 17
Dependent Claim
24 words
The method of claim 14 further including the steps of: connecting together in parallel a plurality of arrays to form a composite power device.
Claim 18
Dependent Claim
12 words
The method of claim 14 wherein said insulating layer is a polymer.
Claim 19
Dependent Claim
19 words
The method of claim 16 wherein said polymer is selected from the group consisting of polysulfone, polyimide or epoxy.
Claim 20
Dependent Claim
26 words
The method of claim 14 wherein the step of forming openings comprises focussing electromagnetic energy on the surface of a layer where said opening is desired.
Claim 21
Dependent Claim
14 words
The method of claim 18 wherein said electromagnetic energy is produced by a laser.
Claim 22
Dependent Claim
17 words
The method of claim 18 wherein said laser is operated at a frequency of approximately 248 nanometers.
Claim 23
Dependent Claim
21 words
The method recited in claim 20 wherein the energy from said laser is applied to said layer in a pulsed manner.
References Cited (Backward Citations)
US3835530A
Cited
US3641661A
Cited
US3707036A
Cited
US3702025A
Cited
US3839781A
Cited
US3897626A
Cited
US3810301A
Cited
US3984860A
Cited
US3994430A
Cited
US4034399A
Cited
US4240094A
Cited
US4364044A
Cited
US4347306A
Cited
US4578697A
Cited
US4417948A
Cited
US4414059A
Cited
US4617193A
Cited
US4617085A
Cited
US4639760A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-27 | 1992-09-26 | 1993-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-27 | 1996-09-26 | 1997-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-27 | 2000-09-26 | 2001-03-28 | $7700.00 | Window Closed / Lapsed |