← Back to Patent Explorer
US4783424A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a semiconductor device involving simultaneous connection and disconnection

Assignee: Toshiba Corp
•
Filing: 1986-02-21
•
Granted: 1988-11-08
•
Expires: 2006-02-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device comprising a first conductor having first and second portions which are electrically disconnected from each other, and a second conductor, formed on an insulating film separating it from the first conductor, which is electrically conductive. A radiated energy beam renders the second conductor non-conductive, while simultaneously electrically connecting the first and second portions, rendering the first conductor conductive, as needed.

Inventors

  • 👤 Jun-ichi Ohno
  • 👤 Satoshi Konishi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 11:35
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/493; H10W20/494; G; G11; G11C; G11C17/00; G11C17/14; G11C17/16; H10D; H10D84/00; H10D84/01; H10W20/491; H10W20/492; Y; Y10; Y10S; Y10S148/00; Y10S148/055; Y10S148/091

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 239 words
A method of producing a semiconductor device having first, second, third and fourth circuit means and capable of structurally switching conductivity between said first and second circuit means and between said third and fourth circuit means, comprising the steps of: introducing an impurity for generating crystal lattice defects in a semiconductor substrate; producing an N+-semiconductor region by doping said semiconductor substrate with an N-type impurity; depositing a first silicon oxide film on said semiconductor substrate; forming a polycrystalline silicon layer on said first silicon oxide film; selectively etching said first silicon oxide film and said polycrystalline silicon layer; forming a pair of P+-semiconductor regions having a predetermined distance therebetween which comprises a first conductor means said polycrystalline silicon layer comprising a second conductor means, said first conductor means being connected between said first and second circuit means, and said second conductor means being connected between said third and fourth circuit means; forming a second silicon oxide film having contact holes on said semiconductor substrate, said contact holes extending to said respective P+-semiconductor regions; depositing metal on said second silicon oxide film to form electrodes connecting to said respective P+- semiconductor regions through said contact holes; and radiating electromagnetic energy at a predetermined portion of said semiconductor to fuse the polycrystalline silicon layer and to combine the P+-semiconductor regions simultaneously with said fusing to cause said first conductor means to be conductive and said second conductor means to be noncondutive.
Claim 2
Independent Claim 239 words
A method of producing a semiconductor device having first, second, third and fourth circuit means and capable of structurally switching conductivity between said first and second circuit means and between said third and fourth circuit means, comprising the steps of: introducing an impurity for generating crystal lattice defects in a semiconductor substrate; producing an N+-semiconductor region by doping said semiconductor substrate with an N-type impurity; depositing a first silicon oxide film on said semiconductor substrate; forming a polycrystalline silicon layer on said first silicon oxide film; selectively etching said first silicon oxide film and said polycrystalline silicon layer; forming a pair of P+-semiconductor regions having a predetermined distance therebetween which comprises a first conductor means said polycrystalline silicon layer comprising a second conductor means, said first conductor means being connected between said first and second circuit means, and said second conductor means being connected between said third and fourth circuit means; forming a second silicon oxide film having contact holes on said semiconductor substrate, said contact holes extending to said respective P+-semiconductor regions; depositing metal on said second silicon oxide film to form electrodes connecting to said respective P+- semiconductor regions through said contact holes; and radiating electromagnetic energy at a predetermined portion of said semiconductor to fuse the polycrystalline silicon layer and to combine the P+-semiconductor regions simultaneously with said fusing to cause said first conductor means to be conductive and said second conductor means to be noncondutive.
Claim 3
Independent Claim 200 words
A method of producing a semiconductor device having first, second, third and fourth circuit means and capable of structurally switching conductivity between said first and second circuit means and between said third and fourth circuit means, comprising the steps of: providing a semiconductor substrate of a first conductivity type; introducing an impurity for generating crystal lattice defects in said semiconductor substrate; forming a first conductor including a pair of first semiconductor regions having a second conductivity type and formed at a predetermined interval in the surface region of said semiconductor substrate; and a second semiconductor region of a first conductivity type being formed between said first semiconductor regions, said first conductor being initially in a nonconductive state and connected between said first and second means; providing insulation on at least said first conductor; forming a second conductor on said insulation, said second conductor extending across said first conductor and being electrically conductive in an initial state, said second conductor being connected between said third and fourth circuit means; and radiating electromagnetic energy on at least a portion of said substrate enabling said second conductor means to be electrically disconnected and simultaneously enabling said first semiconductor region to be electrically connected.
Claim 4
Independent Claim 200 words
A method of producing a semiconductor device having first, second, third and fourth circuit means and capable of structurally switching conductivity between said first and second circuit means and between said third and fourth circuit means, comprising the steps of: providing a semiconductor substrate of a first conductivity type; introducing an impurity for generating crystal lattice defects in said semiconductor substrate; forming a first conductor including a pair of first semiconductor regions having a second conductivity type and formed at a predetermined interval in the surface region of said semiconductor substrate; and a second semiconductor region of a first conductivity type being formed between said first semiconductor regions, said first conductor being initially in a nonconductive state and connected between said first and second means; providing insulation on at least said first conductor; forming a second conductor on said insulation, said second conductor extending across said first conductor and being electrically conductive in an initial state, said second conductor being connected between said third and fourth circuit means; and radiating electromagnetic energy on at least a portion of said substrate enabling said second conductor means to be electrically disconnected and simultaneously enabling said first semiconductor region to be electrically connected.

References Cited (Backward Citations)

US4138781A Cited
US4090289A Cited
US4292729A Cited
US4240094A Cited
US4178674A Cited
US4268950A Cited
US4179310A Cited
US4351674A Cited
US4339285A Cited
US4330931A Cited
US4387503A Cited
US4597162A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-11-08 1992-05-09 1992-11-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-11-08 1996-05-09 1996-11-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-11-08 2000-05-09 2000-11-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag