Patent US2282442A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4780843A Expired / Lapsed US ⏱️ 0.0 years remaining

Wait mode power reduction system and method for data processor

Assignee: NXP USA Inc
•
Filing: 1987-10-13
•
Granted: 1988-10-25
•
Expires: 2007-10-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for reducing power consumption in a data processing system by interrupting the supply of clocking pulses to selected portions of the system in response to a power-down signal provided by a data processing portion of the system only if the state of a respective control signal indicates that that particular portion of the system is then disabled or otherwise inhibited from interrupting the operation of the data processing portion.

Inventors

  • 👤 Donald L. Tietjen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 13:18
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/30076; G06F9/30083; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/3287; Y; Y02; Y02D; Y02D10/00; Y02D30/00; Y02D30/50

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 142 words
In a data processing system comprising: data processor means for executing instructions and for responding to interrupt requests; subsystem means for providing interrupt requests to said data processor; interrupt mask means responsive to the execution of instructions by said data processor means for preventing sid data processor means for responding to interrupt requests from said subsystem means; and clock means for supplying clocking pulses to said data processor means and said subsystem means; a power reduction system comprising: wait mode means responsive to a power-down signal received from said data processor means for reducing power consumption by the data processing system; and clock stopping means responsive to said power-down signal for interrupting the supply of clocking pulses to said subsystem means only if said interrupt mask means is preventing said data processor means from responding to interrupt requests from said subsystem means.
Claim 2
Dependent Claim 142 words
In a data processing system comprising: data processor means for executing instructions and for responding to interrupt requests; subsystem means for providing interrupt requests to said data processor; interrupt mask means responsive to the execution of instructions by said data processor means for preventing sid data processor means for responding to interrupt requests from said subsystem means; and clock means for supplying clocking pulses to said data processor means and said subsystem means; a power reduction system comprising: wait mode means responsive to a power-down signal received from said data processor means for reducing power consumption by the data processing system; and clock stopping means responsive to said power-down signal for interrupting the supply of clocking pulses to said subsystem means only if said interrupt mask means is preventing said data processor means from responding to interrupt requests from said subsystem means.
Claim 3
Dependent Claim 95 words
A data processing system according to claim 1 further comprising: monitor means for receiving clocking pulses from said clock means and for periodically resetting said data processing means; and monitor control means responsive to the execution of instructions by said data processing means for preventing said monitor means from resetting said data processing means; and wherein: said clock stopping means is further responsive to said power-down signal for interrupting the supply of clocking pulses to said monitor means only if said monitor control means is preventing said monitor means from resetting said data processing means.
Claim 4
Dependent Claim 91 words
A data processing system according to claim 1 wherein said subsystem means further comprises: monitor means for periodically resetting said data processor means; and monitor control means responsive to the execution of instructions by said data processing means for preventing said monitor means from resetting said data processing means; and wherein: said clock stopping means is further responsive to said monitor control means to interrupt the supply of clocking pulses to said subsystem means only if said monitor control means is preventing said monitor means from resetting said data processing means.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-10-25 1992-04-25 1992-10-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-10-25 1996-04-25 1996-10-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-10-25 2000-04-25 2000-10-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag