US4463440A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System clock generator in integrated circuit
Assignee: Sharp Corp
•
Filing: 1981-04-15
•
Granted: 1984-07-31
•
Expires: 2001-04-15
Abstract
Abstract A system clock generator for use in a CMOS LSI chip includes a clock control signal generator for developing a control signal in response to a clock generating instruction or inhibition instruction; and a clock generator supplied with the output of an oscillator for developing a basic clock of a desired waveform for supply to the system, wherein the basic clock is developed or inhibited when the control signal is supplied from the clock control signal generator.
Inventors
- 👤 Yoshikazu Nishiura
- 👤 Takitsugu Mineyama
- 👤 Kazuo Inoue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:18
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/12; G06F1/06; H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/03
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
223 words
A system clock generator comprising: clock signal generating means for developing a plurality of sequentially phase shifted clock pulses; logic means responsive to said clock signal generating means for developing system clock output signals from said sequentially phase shifted clock pulses; clock control signal generator means operatively connected to said clock signal generating means and said logic means for developing a clock inhibit signal for inhibiting operation of said clock signal generating means and for developing a system clock output signal inhibit signal; disable means for inhibiting application of said system clock output signals to an output when said system clock output signal inhibit signal is developed by said clock control generation means; said clock control signal generator means including; first means for developing said clock inhibit signal, second means responsive to said first means for developing said system clock output signal inhibit signal, the development of said clock inhibit signal by said first means being terminated in response to a start signal applied thereto, said second means terminating development of said system clock output signal inhibit signal only when development of said clock inhibit signal has been terminated by said first means and said second means has detected development of a selected one of said system clock output signal to thereby syncronize timing of said clock pulse and system clock output signals.
Claim 2
Independent Claim
223 words
A system clock generator comprising: clock signal generating means for developing a plurality of sequentially phase shifted clock pulses; logic means responsive to said clock signal generating means for developing system clock output signals from said sequentially phase shifted clock pulses; clock control signal generator means operatively connected to said clock signal generating means and said logic means for developing a clock inhibit signal for inhibiting operation of said clock signal generating means and for developing a system clock output signal inhibit signal; disable means for inhibiting application of said system clock output signals to an output when said system clock output signal inhibit signal is developed by said clock control generation means; said clock control signal generator means including; first means for developing said clock inhibit signal, second means responsive to said first means for developing said system clock output signal inhibit signal, the development of said clock inhibit signal by said first means being terminated in response to a start signal applied thereto, said second means terminating development of said system clock output signal inhibit signal only when development of said clock inhibit signal has been terminated by said first means and said second means has detected development of a selected one of said system clock output signal to thereby syncronize timing of said clock pulse and system clock output signals.
References Cited (Backward Citations)
US3919695A
Cited
US4037090A
Cited
US4164666A
Cited
US4063078A
Cited
US4137563A
Cited
US4191998A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-07-31 | 1988-01-30 | 1988-07-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-07-31 | 1992-01-30 | 1992-07-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-07-31 | 1996-01-30 | 1996-07-31 | $7700.00 | Window Closed / Lapsed |