US4037090A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiphase clocking for MOS
Assignee: Texas Instruments Inc
•
Filing: 1976-08-09
•
Granted: 1977-07-19
•
Expires: 1996-08-09
Abstract
Abstract An MOS/LSI semiconductor chip for providing the functions of an electronic calculator or digital processor includes a RAM for data storage, a ROM for program instruction storage, an arithmetic unit for performing operations on data, and control circuitry for defining the functions of the machine in response to instructions from the ROM as well as conditions in the machine and inputs from external. The operation is digit oriented in that in a basic machine cycle one digit of the RAM is accessed. Also, in a machine cycle the ROM is addressed to provide an instruction word, and the word is decoded and executed. A unique five phase clocking arrangement is used which permits the complex operations to be implemented within a machine cycle.
Inventors
- 👤 Joseph H. Raymond, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 05:30
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/402; G06; G06F; G06F1/00; G06F1/04; G06F1/06
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
286 words
An electronic digital processor system implemented in MOS/LSI semiconductor means, comprising; data storage means including a random access memory; program storage means including a read-only-memory containing a large number of instruction words; addressing means operatively coupled to the random access memory and to the read-only-memory for accessing data and instruction words; arithmetic means for performing arithmetic operations on input digits applied thereto; control means receiving the instruction words from the read-only-memory and generating command signals for defining the operation of the system; a plurality of precharge type MOS devices included in the system as part of the addressing means and the control means; timing means in the system defining a recurring machine cycle of fixed length during which the random access memory is accessed, the read-only-memory is accessed, the control means receives an instruction word and generates commands, and the arithmetic means receives an input; characterized in that the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage of a first interval during which the random access memory is accessed, a second clock voltage of a second interval during which the read-only-memory is accessed, the first and second intervals not overlapping, a third clock voltage of a third interval during which a plurality of said precharge type MOS devices in the system are precharged, the third interval overlapping part of the first and second intervals, and a fourth clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the fourth clock voltage being used in said addressing means for the random access memory and the read-only-memory.
Claim 2
Dependent Claim
286 words
An electronic digital processor system implemented in MOS/LSI semiconductor means, comprising; data storage means including a random access memory; program storage means including a read-only-memory containing a large number of instruction words; addressing means operatively coupled to the random access memory and to the read-only-memory for accessing data and instruction words; arithmetic means for performing arithmetic operations on input digits applied thereto; control means receiving the instruction words from the read-only-memory and generating command signals for defining the operation of the system; a plurality of precharge type MOS devices included in the system as part of the addressing means and the control means; timing means in the system defining a recurring machine cycle of fixed length during which the random access memory is accessed, the read-only-memory is accessed, the control means receives an instruction word and generates commands, and the arithmetic means receives an input; characterized in that the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage of a first interval during which the random access memory is accessed, a second clock voltage of a second interval during which the read-only-memory is accessed, the first and second intervals not overlapping, a third clock voltage of a third interval during which a plurality of said precharge type MOS devices in the system are precharged, the third interval overlapping part of the first and second intervals, and a fourth clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the fourth clock voltage being used in said addressing means for the random access memory and the read-only-memory.
Claim 3
Dependent Claim
58 words
A system according to claim 1 wherein: the random access memory includes the timing means generates a fifth clock voltage of a fifth interval during each machine cycle, the fifth interval occurring between the first and second intervals and overlapping neither; and the fifth clock voltage is applied to said data refresh circuitry in the random access memory.
Claim 4
Dependent Claim
26 words
A system according to claim 1 wherein the pulses of the fourth clock voltage occur during the initial part of the first and second intervals, respectively.
Claim 5
Dependent Claim
23 words
A system according to claim 1 wherein the first and second intervals are not adjacent but are spaced in time from one another.
Claim 6
Dependent Claim
28 words
A system according to claim 1 wherein the third interval begins after the beginning of the first interval and ends prior to the end of the second interval.
Claim 7
Dependent Claim
48 words
A system according to claim 1 wherein the machine cycle includes six time segments, the first interval occurring during two segments, the second interval occurring during two segments, the third interval occurring during three segments, and the pulses of the fourth clock voltage occurring during one segment each.
Claim 8
Dependent Claim
29 words
A system according to claim 6 wherein the pulses of the fourth clock voltage occur during the first of two segments in each of the first and second intervals.
Claim 9
Dependent Claim
231 words
An electronic digital processor system implemented in MOS/LSI semiconductor means, comprising: data storage means including a random access memory; program storage means including a read-only-memory containing a large number of instruction words; addressing means operatively coupled to the random access memory and to the read-only-memory for accessing data and instruction words; arithmetic means for performing arithmetic operations on input digits applied thereto; control means receiving the instruction words from the read-only-memory and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of fixed length during which the random access memory is accessed, the read-only-memory is accessed, the control means receives an instruction word and generates commands, and the arithmetic means receives an input; characterized in that the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage of a first interval during which the random access memory is accessed, a second clock voltage of a second interval during which the read-only-memory is accessed, the first and second intervals not overlapping, and a third clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the third clock voltage being used in said addressing means for the random access memory and the read-only-memory.
Claim 10
Dependent Claim
231 words
An electronic digital processor system implemented in MOS/LSI semiconductor means, comprising: data storage means including a random access memory; program storage means including a read-only-memory containing a large number of instruction words; addressing means operatively coupled to the random access memory and to the read-only-memory for accessing data and instruction words; arithmetic means for performing arithmetic operations on input digits applied thereto; control means receiving the instruction words from the read-only-memory and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of fixed length during which the random access memory is accessed, the read-only-memory is accessed, the control means receives an instruction word and generates commands, and the arithmetic means receives an input; characterized in that the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage of a first interval during which the random access memory is accessed, a second clock voltage of a second interval during which the read-only-memory is accessed, the first and second intervals not overlapping, and a third clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the third clock voltage being used in said addressing means for the random access memory and the read-only-memory.
Claim 11
Dependent Claim
54 words
A system according to claim 8 wherein: the random access memory includes data refresh circuitry; the timing means generates a fourth clock voltage of a fourth interval occurring between the first and second intervals and overlapping neither; and the fourth clock voltage is applied to said data refresh circuitry in the random access memory.
Claim 12
Dependent Claim
26 words
A system according to claim 8 wherein the pulses of the third clock voltage occur during the initial part of the first and second intervals, respectively.
Claim 13
Dependent Claim
41 words
A system according to claim 8 wherein the machine cycle includes six time segments, the first interval occurring during two segments, the second interval occurring during two segments, and the pulses of the third clock voltage occurring during one segment each.
Claim 14
Dependent Claim
29 words
A system according to claim 11 wherein the pulses of the third clock voltage occur during the first of two segments in each of the first and second intervals.
Claim 15
Dependent Claim
230 words
In an electronic digital system implemented in MOS/LSI semiconductor means: data storage means including a plurality of memory cells; addressing means for accessing the data storage means; program instruction access means; arithmetic means for performing arithmetic operations on input digits applied thereto; control means receiving instruction words from the instruction access means and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of fixed length during which the data storage means is accessed, the instruction access means delivers an instruction word to the control means, the control means generates commands for such instruction word, and the arithmetic means receives an input; characterized in that the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage of a first interval during which the data storage means is accessed, a second clock voltage of a second interval during which the instruction access means delivers an instruction word to the control means, the first and second intervals not overlapping, and a third clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the third clock voltage being used in said addressing means for the data storage means and in the instruction access means.
Claim 16
Dependent Claim
230 words
In an electronic digital system implemented in MOS/LSI semiconductor means: data storage means including a plurality of memory cells; addressing means for accessing the data storage means; program instruction access means; arithmetic means for performing arithmetic operations on input digits applied thereto; control means receiving instruction words from the instruction access means and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of fixed length during which the data storage means is accessed, the instruction access means delivers an instruction word to the control means, the control means generates commands for such instruction word, and the arithmetic means receives an input; characterized in that the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage of a first interval during which the data storage means is accessed, a second clock voltage of a second interval during which the instruction access means delivers an instruction word to the control means, the first and second intervals not overlapping, and a third clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the third clock voltage being used in said addressing means for the data storage means and in the instruction access means.
Claim 17
Dependent Claim
59 words
In a system according to claim 13: the means for generating produces clock voltage of a fourth interval during each machine cycle, the fourth interval occurring between the first and second intervals and overlapping neither; the data storage means including data refresh circuitry, the fourth clock voltage being applied to the data refresh circuitry in the data storage means.
Claim 18
Dependent Claim
26 words
In a system according to claim 13: the pulses of the third clock voltage occurring during the initial part of the first and second intervals, respectively.
Claim 19
Dependent Claim
41 words
In a system according to claim 13: the machine cycle including six time segments, the first interval occurring during two segments, the second interval occurring during two segments, and the pulses of the third clock voltage occurring during one segment each.
Claim 20
Dependent Claim
29 words
In a system according to claim 16: the pulses of the third clock voltage occurring during the first of two segments in each of the first and second intervals.
Claim 21
Dependent Claim
242 words
An electronic digital system implemented in large scale integrated semiconductor means, comprising: data storage means including a plurality of memory cells; addressing means for accessing the data storage means; program instruction storage means; addressing means for accessing the instruction storage means; arithmetic means for performing arithmetic operations on a plurality of parallel data bits applied thereto; control means receiving instruction words from the instruction storage means and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of a given length during which the data storage means is accessed, the instruction storage means delivers an instruction word to the control means, the control means generates commands from such instruction word, and the arithmetic means receives an input, the improvement wherein the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage having a first interval during which the data storage means is accessed, a second clock voltage having a second interval during which the instruction storage means delivers an instruction word to the control means, the first and second intervals not overlapping, and a third clock voltage having two distinct pulse intervals in each machine cycle with one pulse interval occurring during part of said first interval and the other pulse interval occurring during part of said second interval, the third clock voltage being used in said addressing means for the instruction storage means.
Claim 22
Dependent Claim
242 words
An electronic digital system implemented in large scale integrated semiconductor means, comprising: data storage means including a plurality of memory cells; addressing means for accessing the data storage means; program instruction storage means; addressing means for accessing the instruction storage means; arithmetic means for performing arithmetic operations on a plurality of parallel data bits applied thereto; control means receiving instruction words from the instruction storage means and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of a given length during which the data storage means is accessed, the instruction storage means delivers an instruction word to the control means, the control means generates commands from such instruction word, and the arithmetic means receives an input, the improvement wherein the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage having a first interval during which the data storage means is accessed, a second clock voltage having a second interval during which the instruction storage means delivers an instruction word to the control means, the first and second intervals not overlapping, and a third clock voltage having two distinct pulse intervals in each machine cycle with one pulse interval occurring during part of said first interval and the other pulse interval occurring during part of said second interval, the third clock voltage being used in said addressing means for the instruction storage means.
Claim 23
Dependent Claim
61 words
A system according to claim 18 wherein the means for generating produces a fourth clock voltage having a fourth interval during each machine cycle, the fourth interval occurring between said first and second intervals and overlapping neither; the data storage means including data refresh circuitry, the fourth clock voltage being applied to the data refresh circuitry in the data storage means.
Claim 24
Dependent Claim
27 words
A system according to claim 18 wherein the pulse intervals of the third clock voltage occurring during the initial part of the first and second intervals, respectively.
Claim 25
Dependent Claim
232 words
An electronic digital system implemented in large scale integrated semiconductor means, comprising: data storage means including a plurality of memory cells; addressing means for accessing the data storage means; program instruction access means including program addressing decoder means; arithmetic means for performing arithmetic operations on a plurality of parallel data bits applied thereto; control means receiving instruction words from the instruction access means and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of fixed length during which the data storage means is accessed, the instruction access means delivers an instruction word to the control means, the control means generates commands from such instruction word, and the arithmetic means receives an input; the improvement wherein the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage having a first interval during which the data storage means is accessed, a second clock voltage having a second interval during which the instruction access means delivers an instruction word to the control means, the first and second intervals not overlapping, and a third clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the third clock voltage being used in said program addressing decoder means.
Claim 26
Dependent Claim
232 words
An electronic digital system implemented in large scale integrated semiconductor means, comprising: data storage means including a plurality of memory cells; addressing means for accessing the data storage means; program instruction access means including program addressing decoder means; arithmetic means for performing arithmetic operations on a plurality of parallel data bits applied thereto; control means receiving instruction words from the instruction access means and generating command signals for defining the operation of the system; timing means in the system defining a recurring machine cycle of fixed length during which the data storage means is accessed, the instruction access means delivers an instruction word to the control means, the control means generates commands from such instruction word, and the arithmetic means receives an input; the improvement wherein the timing means includes means for generating multiple clock voltages within each machine cycle, including a first clock voltage having a first interval during which the data storage means is accessed, a second clock voltage having a second interval during which the instruction access means delivers an instruction word to the control means, the first and second intervals not overlapping, and a third clock voltage having two distinct pulses in each machine cycle with one pulse occurring during part of the first interval and the other pulse occurring during part of the second interval, the third clock voltage being used in said program addressing decoder means.
Claim 27
Dependent Claim
63 words
A system according to claim 21 wherein the means for generating clock voltages produces a fourth clock voltage of a fourth interval during each machine cycle, the fourth interval occurring between the first and second intervals and overlapping neither; the data storage means including data refresh circuitry, the fourth clock voltage being applied to the data refresh circuitry in the data storage means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-07-18 | 1981-01-17 | 1981-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-07-18 | 1985-01-17 | 1985-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-07-18 | 1989-01-17 | 1989-07-19 | $7700.00 | Window Closed / Lapsed |