US4316247A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low power consumption data processing system
Assignee: Texas Instruments Inc
•
Filing: 1979-10-30
•
Granted: 1982-02-16
•
Expires: 1999-10-30
Abstract
Abstract A data processing system which contains a read-only memory circuit, an arithmetic circuit, and a control circuit on a single semiconductor chip including a clock generating circuit for supplying system clocks to all of the circuits on the chip and the clock generating circuit is structured such that on the input of an external halt signal, the clock circuits will cease supplying system clocks during a period that provides for information contained within the system on the semiconductor chip.
Inventors
- 👤 Eisaburo Iwamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 18:28
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3867; G06F9/3869; G06F1/00; G06F1/04; G06F1/08; G06F1/26; G06F1/32; G06F1/3203; G06F1/3206; G06F1/3228
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
147 words
An electronic data processing system including a read-only memory, a random-access memory, an arithmetic circuit and a control circuit, all structured using complementary field-effect transistors and all receiving external power during normal operation further comprising: a clock circuit for simultaneously and repetitively generating a plurality of clock phases during a cycle, means for coupling said clock phases to said read-only memory circuit, said random access memory circuit, said arithmetic circuit and said control circuit; a halt input terminal circuit coupled to said clock circuit for stopping said clock circuit from generating said clock phases and responsive to a halt input and one of said clock phases representing the time which allows the maintenance of information contained in said system without continued operation of said clock circuit, whereby the only power requirement during the stopping of said clock circuit is to refresh said random-access memory thereby conserving power.
Claim 2
Dependent Claim
147 words
An electronic data processing system including a read-only memory, a random-access memory, an arithmetic circuit and a control circuit, all structured using complementary field-effect transistors and all receiving external power during normal operation further comprising: a clock circuit for simultaneously and repetitively generating a plurality of clock phases during a cycle, means for coupling said clock phases to said read-only memory circuit, said random access memory circuit, said arithmetic circuit and said control circuit; a halt input terminal circuit coupled to said clock circuit for stopping said clock circuit from generating said clock phases and responsive to a halt input and one of said clock phases representing the time which allows the maintenance of information contained in said system without continued operation of said clock circuit, whereby the only power requirement during the stopping of said clock circuit is to refresh said random-access memory thereby conserving power.
Claim 3
Dependent Claim
26 words
An electronic data processing system according to claim 1, wherein said read-only memory circuit, said arithmetic circuit and said control circuit are constructed as dynamic logic.
Claim 4
Dependent Claim
19 words
An electronic data processing system according to claim 1, wherein said random-access memory circuit is structured as static logic.
Claim 5
Dependent Claim
180 words
An electronic data processing device all structured using complementary field-effect transistors implemented on a single semiconductor substrate and all receiving external power during normal operation comprising: a read-only memory for the storage of instructions; a random-access memory for the storage of data; a control circuit which provides control signals in response to said instructions; an arithmetic circuit which performs operations on said data in response to said control signals; a clock circuit for simultaneously and repetitively generating a plurality of clock phases during a cycle, means for coupling said clock phases to said read-only memory circuit, said random-access memory circuit, said arithmetic circuit and said control circuit; a halt input terminal circuit coupled to said clock circuit for stopping said clock circuit from generating said clock phases and responsive to a halt input and one of said clock phases representing the time which allows the maintenance of information contained in said system without continued operation of said clock circuit, whereby the only power required during the stopping of said clock circuit is to refresh said random-access memory thereby conserving power.
Claim 6
Dependent Claim
180 words
An electronic data processing device all structured using complementary field-effect transistors implemented on a single semiconductor substrate and all receiving external power during normal operation comprising: a read-only memory for the storage of instructions; a random-access memory for the storage of data; a control circuit which provides control signals in response to said instructions; an arithmetic circuit which performs operations on said data in response to said control signals; a clock circuit for simultaneously and repetitively generating a plurality of clock phases during a cycle, means for coupling said clock phases to said read-only memory circuit, said random-access memory circuit, said arithmetic circuit and said control circuit; a halt input terminal circuit coupled to said clock circuit for stopping said clock circuit from generating said clock phases and responsive to a halt input and one of said clock phases representing the time which allows the maintenance of information contained in said system without continued operation of said clock circuit, whereby the only power required during the stopping of said clock circuit is to refresh said random-access memory thereby conserving power.
Claim 7
Dependent Claim
26 words
An electronic data processor device according to claim 4, wherein said read-only memory circuit, said arithmetic circuit and said control circuit are constructed as dynamic logic.
Claim 8
Dependent Claim
19 words
An electronic data processor device according to claim 5, wherein said random-access memory circuit is structured as static logic.
References Cited (Backward Citations)
US3991305A
Cited
US3941989A
Cited
US4151611A
Cited
US4164666A
Cited
US4137563A
Cited
US4218876A
Cited
US4240150A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-02-15 | 1985-08-17 | 1986-02-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-02-15 | 1989-08-17 | 1990-02-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-02-15 | 1993-08-17 | 1994-02-16 | $7700.00 | Window Closed / Lapsed |