← Back to Patent Explorer
US4486946A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for using titanium-tungsten alloy as a barrier metal in silicon semiconductor processing

Assignee: Control Data Corp
•
Filing: 1983-07-12
•
Granted: 1984-12-11
•
Expires: 2003-07-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for producing an NPN semiconductor device which has a titanium-tungsten barrier metal only in the N type contact windows is disclosed. A semiconductor wafer first undergoes the washed emitter process with the result that the N type collector and emitter contact windows are exposed to bare silicon and the P type contact windows are covered by a layer of silicon dioxide. A layer of titanium-tungsten alloy is deposited on the surface of the wafer. The titanium-tungsten layer is etched out of the P type contact regions using standard photolithographic techniques. The underlying layer of silicon dioxide in the P type contact regions is then also etched away. A layer of aluminum is then deposited across the surface of the wafer. The conductor interconnect photolithography is used to etch away all undesired aluminum. The remaining portions of the titanium-tungsten layer, not covered by aluminum signal lines, are then also etched away. This results in a structure which has titanium-tungsten barrier metal sandwiched between the aluminum signal lines and the silicon in the N type collector and emitter contact windows, but not in the P type contact windows.

Inventors

  • 👤 Walter H. Jopke, Jr.
  • 👤 John S. Shier

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 11:50
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/425; H10W20/01; H10W20/031

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 191 words
A method for selectively applying barrier metal to the surface of a NPN type semiconductor wafer, comprising the steps of: (a) processing the silicon wafer to produce an NPN transistor device having emitter contact windows exposed to N type silicon, collector contact windows exposed to N type silicon, and P type contact windows covered by a layer of silicon dioxide; (b) depositing a layer of an alloy of titanium-tungsten on the semiconductor surface; (c) etching the titanium-tungsten layer out of the P type contact windows; (d) etching the silicon dioxide layer out of the P type contact windows to expose the P type silicon; (e) depositing a metalization layer of aluminum on the semiconductor wafer; (f) using conductor interconnect photolithography to etch away the undesired portions of the aluminum layer to define the aluminum signal lines; and (g) etching away those portions of the titanium-tungsten layer not covered by the aluminum signal lines whereby titanium-tungsten provides a barrier metal between the aluminum signal lines and the silicon of the N type emitter and collector contact windows, and wherein the aluminum signal lines connect directly to the P type silicon contact windows.
Claim 2
Independent Claim 191 words
A method for selectively applying barrier metal to the surface of a NPN type semiconductor wafer, comprising the steps of: (a) processing the silicon wafer to produce an NPN transistor device having emitter contact windows exposed to N type silicon, collector contact windows exposed to N type silicon, and P type contact windows covered by a layer of silicon dioxide; (b) depositing a layer of an alloy of titanium-tungsten on the semiconductor surface; (c) etching the titanium-tungsten layer out of the P type contact windows; (d) etching the silicon dioxide layer out of the P type contact windows to expose the P type silicon; (e) depositing a metalization layer of aluminum on the semiconductor wafer; (f) using conductor interconnect photolithography to etch away the undesired portions of the aluminum layer to define the aluminum signal lines; and (g) etching away those portions of the titanium-tungsten layer not covered by the aluminum signal lines whereby titanium-tungsten provides a barrier metal between the aluminum signal lines and the silicon of the N type emitter and collector contact windows, and wherein the aluminum signal lines connect directly to the P type silicon contact windows.
Claim 3
Dependent Claim 44 words
The process of claim 1 wherein a washed emitter process is used to produce said NPN transistor device having said N type emitter and collector contact windows exposed to bare silicon, and said P type contact windows covered by a layer of silicon dioxide.
Claim 4
Dependent Claim 17 words
The process of claim 1 wherein said P type contact windows are NPN transistor base contact windows.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-12-11 1988-06-11 1988-12-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-12-11 1992-06-11 1992-12-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-12-11 1996-06-11 1996-12-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag