Patent US4615449A successfully refreshed from Google Patents.
Patent US8069358B2 successfully refreshed from Google Patents.
US8069358B2
Active / In Force
US
⏱️ 2.8 years remaining
Independent power control of processing cores
Assignee: Intel Corp
•
Filing: 2009-08-21
•
Granted: 2011-11-29
•
Expires: 2029-08-21
Abstract
Abstract Independent power control of two or more processing cores. More particularly, at least one embodiment of the invention pertains to a technique to place at least one processing core in a power state without coordinating with the power state of one or more other processing cores.
Inventors
- 👤 Stephen H. Gunther
- 👤 Edward A. Burton
- 👤 Anant Deval
- 👤 Stephan Jourdan
- 👤 Robert Greiner
- 👤 Michael Cornaby
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 13:42
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/324; G06F1/3287; G06F1/3296; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
120 words
A processor comprising: a first processing core comprising a first instruction decoder, a first reorder buffer, and a first plurality of execution units; a second processing core comprising a second instruction decoder, a second reorder buffer, and a second plurality of execution units; and a power control logic to be controlled by software to independently adjust a clock frequency of both of the first and second processing cores respectively based on a workload of the first and second processing cores, wherein the power control logic is to independently adjust the clock frequency of both of the first and second processing cores by controlling a frequency of a clock signal respectively generated by a first and second phase-lock loop (PLL) circuit.
Claim 2
Dependent Claim
120 words
A processor comprising: a first processing core comprising a first instruction decoder, a first reorder buffer, and a first plurality of execution units; a second processing core comprising a second instruction decoder, a second reorder buffer, and a second plurality of execution units; and a power control logic to be controlled by software to independently adjust a clock frequency of both of the first and second processing cores respectively based on a workload of the first and second processing cores, wherein the power control logic is to independently adjust the clock frequency of both of the first and second processing cores by controlling a frequency of a clock signal respectively generated by a first and second phase-lock loop (PLL) circuit.
Claim 3
Dependent Claim
50 words
The processor of claim 1 further comprises a clock divider, wherein the clock divider to decrease the clock frequency of the clock signal respectively generated by the first and second phase-lock loop (PLL) circuit in response to a decrease in the workload of the first or the second processing cores.
Claim 4
Dependent Claim
52 words
The processor of claim 1 , wherein the power control logic is to cause the frequency of the clock generated by the first PLL circuit to be divided in response to a change in workload of the first processing core, wherein the first PLL circuit is coupled to the first processing core.
Claim 5
Dependent Claim
40 words
The processor of claim 3 , wherein the power control logic to cause the frequency of the clock generated by the first PLL circuit to be divided in response to a decrease in the workload of the first processing core.
Claim 6
Dependent Claim
65 words
The processor of claim 1 , wherein the power control logic is to cause the frequency of the clock generated by the second PLL circuit to be divided in response to a decrease in the workload of the second processing core independently of the change in the workload of the first processing core, wherein the second PLL circuit is coupled to the second processing core.
Claim 7
Dependent Claim
42 words
The processor of claim 3 , wherein the power control logic to cause the frequency of a plurality of clocks generated by the first PLL circuit to be divided in response to a decrease in the workload of the first processing core.
References Cited (Backward Citations)
JPS6448119A
Cited
US5392437A
Cited
US5502838A
Cited
US5913068A
Cited
JPH10222256A
Cited
US6141762A
Cited
US6625740B1
Cited
WO2003027820A2
Cited
US6804632B2
Cited
US20030122429A1
Cited
US20030135768A1
Cited
US6983389B1
Cited
US20040117678A1
Cited
US7337334B2
Cited
EP1555595A2
Cited
CN1641534A
Cited
KR20050073976A
Cited
US20050154931A1
Cited
US20050162188A1
Cited
US20080229128A1
Cited
US20050289365A1
Cited
WO2006019973A1
Cited
US20060053326A1
Cited
JP2006293768A
Cited
US7536597B2
Cited
EP1736851A2
Cited
US7664971B2
Cited
WO2007019003A2
Cited
US20070033425A1
Cited
WO2007038529A2
Cited
US7647452B1
Cited
US7263457B2
Cited
WO2007081466A2
Cited
US20080104425A1
Cited
JP2008117397A
Cited
GB2444597A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2014-11-28 | 2015-05-30 | 2015-11-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2018-11-28 | 2019-05-30 | 2019-11-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2022-11-28 | 2023-05-30 | 2023-11-29 | $7700.00 | Window Closed / Lapsed |