Patent US7212656B2 successfully refreshed from Google Patents.
Patent US7528467B2 successfully refreshed from Google Patents.
US7528467B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
IC substrate with over voltage protection function
Assignee: Inpaq Technology Co Ltd
•
Filing: 2006-02-28
•
Granted: 2009-05-05
•
Expires: 2026-02-28
Abstract
Abstract The present invention relates to an IC substrate provided with over voltage protection functions and thus, a plurality of over voltage protection devices are provided on a single substrate to protect an IC chip directly. According to the present invention, there is no need to install protection devices at respective I/O ports on a printed circuit board to prevent the IC devices from damage by surge pulses. Therefore, the costs to design circuits are reduced, the limited space is efficiently utilized, and unit costs to install respective protection devices are lowered down.
Inventors
- 👤 Chun-yuan Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 10:36
CPC Classifications
H; H10; H10W; H10W42/00; H10W42/80; H10W70/00; H10W70/60; H01; H01C; H01C7/00; H01C7/10; H01C7/1013; H01C7/12; H10W70/01; H10W70/05; H10W70/095; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/68; H10W70/685; H10W72/00; H10W76/00; H10W76/10; H10W76/12; H10W76/15; H10W76/157; H10W90/00; H10W90/701; H10W72/071; H10W72/072; H10W72/07251; H10W72/075; H10W72/20; H10W72/29; H10W72/50; H10W72/531; H10W72/5363; H10W72/90; H10W72/951; H10W90/721; H10W90/724; H10W90/751; H10W90/756
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
249 words
An IC substrate with over voltage protection functions, comprising: a first substrate; a plurality of the first grounding conductor layers disposed through the first substrate, thereby terminals of the first grounding conductor layers being exposed on an upper surface and a lower surface of the first substrate; a second substrate disposed on the first substrate; a plurality of the second conductor layers disposed through the second substrate, thereby terminals of the second conductor layers being exposed on an upper surface and a lower surface of the second substrate, wherein the terminals exposed on the lower surface of the second substrate are connected with the first conductor layers exposed on the upper surface of the first substrate; a grounding conductor layer for forming a grounding terminal disposed on the lower surface of the second substrate; one or more variable resistance material layers disposed through the second substrate, so that lower terminals of the variable resistance material layers is connected with the grounding conductor layer and upper terminals of the variable resistance material layers are exposed on the upper surface of the second substrate; a third substrate disposed on the upper surface of the second substrate; and a plurality of the third conductor layers for forming electrode terminals through the third substrate, the terminals exposed on a lower surface of the third substrate being connected with the second conductor layers of the second substrate, and terminals of the third conductor layers being exposed on the upper surface of the third substrate.
Claim 2
Dependent Claim
249 words
An IC substrate with over voltage protection functions, comprising: a first substrate; a plurality of the first grounding conductor layers disposed through the first substrate, thereby terminals of the first grounding conductor layers being exposed on an upper surface and a lower surface of the first substrate; a second substrate disposed on the first substrate; a plurality of the second conductor layers disposed through the second substrate, thereby terminals of the second conductor layers being exposed on an upper surface and a lower surface of the second substrate, wherein the terminals exposed on the lower surface of the second substrate are connected with the first conductor layers exposed on the upper surface of the first substrate; a grounding conductor layer for forming a grounding terminal disposed on the lower surface of the second substrate; one or more variable resistance material layers disposed through the second substrate, so that lower terminals of the variable resistance material layers is connected with the grounding conductor layer and upper terminals of the variable resistance material layers are exposed on the upper surface of the second substrate; a third substrate disposed on the upper surface of the second substrate; and a plurality of the third conductor layers for forming electrode terminals through the third substrate, the terminals exposed on a lower surface of the third substrate being connected with the second conductor layers of the second substrate, and terminals of the third conductor layers being exposed on the upper surface of the third substrate.
Claim 3
Dependent Claim
23 words
The IC substrate with over voltage protection functions of claim 1 , wherein the variable resistance material layers are non-linear resistance material layers.
Claim 4
Dependent Claim
23 words
The IC substrate with over voltage protection functions of claim 1 , wherein the substrate are made of ceramic materials or polymer materials.
Claim 5
Dependent Claim
23 words
The IC substrate with over voltage protection functions of claim 1 , wherein the electrode terminals are connected with a chip by soldering.
Claim 6
Dependent Claim
25 words
The IC substrate with over voltage protection functions of claim 1 , further comprising a protection layer for reducing the influence from an outside environment.
Claim 7
Dependent Claim
24 words
The IC substrate with over voltage protection functions of claim 1 , wherein the electrode terminals are connected with a chip by wire bonding.
References Cited (Backward Citations)
US3648364A
Cited
US4959505A
Cited
US4993142A
Cited
US5831510A
Cited
US6239687B1
Cited
US6657532B1
Cited
US20020050912A1
Cited
US5866942A
Cited
US5884391A
Cited
US6172590B1
Cited
JPH09260106A
Cited
US5888837A
Cited
US6160695A
Cited
US6950293B2
Cited
TW377504B
Cited
JPH1168261A
Cited
US6223423B1
Cited
US6166914A
Cited
US6013358A
Cited
US6242997B1
Cited
US20010000658A1
Cited
US6693508B2
Cited
US6162159A
Cited
US6556123B1
Cited
US6429533B1
Cited
US6431456B2
Cited
US6573567B1
Cited
US6297722B1
Cited
US6285275B1
Cited
US6587008B2
Cited
US20020072147A1
Cited
US20020139578A1
Cited
US6806553B2
Cited
US6498715B2
Cited
US6849954B2
Cited
US20030038345A1
Cited
US6667546B2
Cited
US6844564B2
Cited
US20030123205A1
Cited
US20070108598A1
Cited
US20040041277A1
Cited
US20040056277A1
Cited
US20050161682A1
Cited
US20060017144A1
Cited
US7218492B2
Cited
US20060232292A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2012-05-04 | 2012-11-03 | 2013-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2016-05-04 | 2016-11-03 | 2017-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2020-05-04 | 2020-11-03 | 2021-05-05 | $7700.00 | Window Closed / Lapsed |