US7365583B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay locked loop for high speed semiconductor memory device
Assignee: SK Hynix Inc
•
Filing: 2006-09-28
•
Granted: 2008-04-29
•
Expires: 2026-09-28
Abstract
Abstract A delayed locked loop supports increased operation frequency in a semiconductor memory device. An output driver for use in a delay locked loop includes a first driving block for receiving an output from the delay locked loop to generate a first DLL clock for outputting read data corresponding to a read command, and a second driving block for receiving an output from the delay locked loop to generate a second DLL clock for reducing current consumption during a write operation, wherein the first driving block has larger delay amount than the second driving block.
Inventors
- 👤 Beom-Ju Shin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 18:31
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; G11C7/00; G11C7/10; G11C7/1072; G11C7/22; G11C7/222; H03K; H03K5/00; H03K5/156; H03K5/1565; H03L7/0816; G11C2207/00; G11C2207/22; G11C2207/2254
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
81 words
An output driver for use in a delay locked loop, comprising: a first driving block for receiving an output from the delay locked loop to generate a first DLL clock for outputting read data corresponding to a read command; and a second driving block for receiving an output from the delay locked loop to generate a second DLL clock for reducing current consumption during a write operation, wherein the first driving block has larger delay amount than the second driving block.
Claim 2
Dependent Claim
81 words
An output driver for use in a delay locked loop, comprising: a first driving block for receiving an output from the delay locked loop to generate a first DLL clock for outputting read data corresponding to a read command; and a second driving block for receiving an output from the delay locked loop to generate a second DLL clock for reducing current consumption during a write operation, wherein the first driving block has larger delay amount than the second driving block.
Claim 3
Dependent Claim
25 words
The output driver as recited in claim 1 , wherein the first and second driving blocks receive the same output from the delay locked loop.
Claim 4
Dependent Claim
24 words
The output driver as recited in claim 2 , wherein a phase of the second DLL clock leads that of the first DLL clock.
Claim 5
Dependent Claim
56 words
The output driver as recited in claim 3 , wherein the first driving block includes: a phase splitter for splitting a phase of the output from the delay locked loop to generate two clock signals having opposite phases; and a first driver for driving outputs of the phase splitter to output as the first DLL clock.
Claim 6
Dependent Claim
63 words
The output driver as recited in claim 4 , wherein the second driving block includes: a delay controller for controlling a delay amount of the output from the delay locked loop, wherein the delay amount is smaller than an operational delay of the phase splitter; and a second driver for driving outputs of the delay controller to output as the second DLL clock.
Claim 7
Dependent Claim
21 words
The output driver as recited in claim 5 , wherein the second driver has smaller operational delay than the first driver.
Claim 8
Dependent Claim
27 words
The output driver as recited in claim 5 , wherein the phase splitter and the delay controller include delay elements constituted with inverters and MOS transistors respectively.
Claim 9
Dependent Claim
17 words
The output driver as recited in claim 7 , wherein the delay controller includes only one inverter.
Claim 10
Dependent Claim
22 words
The output driver as recited in claim 5 , wherein an input and an output of the delay controller have opposite phases.
Claim 11
Dependent Claim
31 words
The output driver as recited in claim 5 , wherein the first driver is controlled by a first enable signal and the second driver is controlled by a second enable signal.
Claim 12
Dependent Claim
62 words
The output driver as recited in claim 10 , wherein the first driver includes: a first NAND gate for performing a logic NAND operation to the first enable signal and the output from the phase splitter; and a first inverter group, comprising an even number of inverters, for delaying output from the first NAND gate to output as the first DLL clock.
Claim 13
Dependent Claim
68 words
The output driver as recited in claim 11 , wherein the second driver includes: a second NAND gate for performing a logic NAND operation to the second enable signal and the output from the delay controller; and a second inverter group, comprising an odd number of inverters, fewer than the first inverter group, for delaying output from the second NAND gate to output as the second DLL clock.
Claim 14
Dependent Claim
116 words
A delay locked loop, comprising: a clock buffer for receiving an external clock to generate an internal clock; a phase updating block for comparing the internal clock with a feedback clock generated from the phase updating block to control a phase of the internal clock; a first driving block for receiving an output from the phase updating block to generate a first DLL clock for outputting read data corresponding to a read command; and a second driving block for receiving an output from the phase updating block to generate a second DLL clock for reducing current consumption during a write operation, wherein the first driving block has a larger delay amount than the second driving block.
Claim 15
Dependent Claim
116 words
A delay locked loop, comprising: a clock buffer for receiving an external clock to generate an internal clock; a phase updating block for comparing the internal clock with a feedback clock generated from the phase updating block to control a phase of the internal clock; a first driving block for receiving an output from the phase updating block to generate a first DLL clock for outputting read data corresponding to a read command; and a second driving block for receiving an output from the phase updating block to generate a second DLL clock for reducing current consumption during a write operation, wherein the first driving block has a larger delay amount than the second driving block.
Claim 16
Dependent Claim
97 words
The delay locked loop as recited in claim 13 , wherein the phase updating block includes: a delay line for delaying the internal clock; a duty cycle compensator for compensating a duty ratio of output from the delay line; a delay replica model for delaying output from the duty cycle compensator by a predetermined amount to generate the feedback clock; a phase comparator for comparing a phase of the internal clock with that of the feedback clock; a delay controller for controlling a delay amount of the delay line according to a result of the phase comparator.
Claim 17
Dependent Claim
57 words
The delay locked loop as recited in claim 14 , wherein the first driving block includes: a phase splitter for splitting a phase of the output from the duty cycle compensator to generate two clock signals having opposite phases; and a first driver for driving outputs of the phase splitter to output as the first DLL clock.
Claim 18
Dependent Claim
64 words
The delay locked loop as recited in claim 15 , wherein the second driving block includes: a delay controller for controlling a delay amount of the output from the duty cycle compensator, wherein the delay amount is smaller than an operational delay of the phase splitter; and a second driver for driving outputs of the delay controller to output as the second DLL clock.
Claim 19
Dependent Claim
23 words
The delay locked loop as recited in claim 16 , wherein the second driver has a smaller operational delay than the first driver.
Claim 20
Dependent Claim
27 words
The delay locked loop as recited in claim 16 , wherein the phase splitter and the delay controller include delay elements comprising inverters and MOS transistors respectively.
Claim 21
Dependent Claim
18 words
The delay locked loop as recited in claim 18 , wherein the delay controller includes only one inverter.
Claim 22
Dependent Claim
23 words
The delay locked loop as recited in claim 16 , wherein an input and an output of the delay controller have opposite phases.
Claim 23
Dependent Claim
32 words
The delay locked loop as recited in claim 16 , wherein the first driver is controlled by a first enable signal and the second driver is controlled by a second enable signal.
Claim 24
Dependent Claim
63 words
The delay locked loop as recited in claim 21 , wherein the first driver includes: a first NAND gate for performing a logic NAND operation to the first enable signal and the output from the phase splitter; and a first inverter group, comprising an even number of inverters, for delaying output from the first NAND gate to output as the first DLL clock.
Claim 25
Dependent Claim
69 words
The delay locked loop as recited in claim 22 , wherein the second driver includes: a second NAND gate for performing a logic NAND operation to the second enable signal and the output from the delay controller; and a second inverter group, comprising an odd number of inverters fewer than the first inverter group, for delaying output from the second NAND gate to output as the second DLL clock.
Claim 26
Dependent Claim
69 words
A semiconductor device, comprising: a first driving block for splitting a phase of a first input signal to generate plural first internal signals, each having different phases with respect to each other, and outputting the plural first internal signals in response to a first control signal; and a second driving block for delaying a second input signal and outputting the delayed signal in response to a second control signal.
Claim 27
Dependent Claim
69 words
A semiconductor device, comprising: a first driving block for splitting a phase of a first input signal to generate plural first internal signals, each having different phases with respect to each other, and outputting the plural first internal signals in response to a first control signal; and a second driving block for delaying a second input signal and outputting the delayed signal in response to a second control signal.
Claim 28
Dependent Claim
22 words
The semiconductor device as recited in claim 24 , wherein the first input signal is the same as the second input signal.
Claim 29
Dependent Claim
59 words
The semiconductor device as recited in claim 25 , wherein the first driving block includes: a phase splitter for splitting a phase of the first input signal to generate two first internal signals having opposite phase with respect to each other; and a first driver for outputting outputs of the phase splitter in response to the first control signal.
Claim 30
Dependent Claim
58 words
The semiconductor device as recited in claim 26 , wherein the second driving block includes: a delay controller for delaying the second input signal by a predetermined delay amount which is smaller than an operational delay of the phase splitter; and a second driver for outputting output of the delay controller in response to the second control signal.
Claim 31
Dependent Claim
31 words
The semiconductor device as recited in claim 27 , wherein the second input signal includes two signals having opposite phases and the delay controller outputs inversed signals of the input signals.
Claim 32
Dependent Claim
22 words
The semiconductor device as recited in claim 27 , wherein the second driver has a smaller operational delay than the first driver.
Claim 33
Dependent Claim
26 words
The semiconductor device as recited in claim 29 , wherein the phase splitter and the delay controller include delay elements comprising inverters and MOS transistors respectively.
References Cited (Backward Citations)
US6498524B1
Cited
US20030076143A1
Cited
US7039147B2
Cited
US6011732A
Cited
US6954095B2
Cited
US6492852B2
Cited
US6768690B2
Cited
US6552955B1
Cited
US20030081491A1
Cited
US6813197B2
Cited
US6954094B2
Cited
US7027352B2
Cited
US6927612B2
Cited
US7298189B2
Cited
JP2005323323A
Cited
JP2005332548A
Cited
US20060171497A1
Cited
US7282978B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2011-04-29 | 2011-10-29 | 2012-04-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2015-04-29 | 2015-10-29 | 2016-04-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2019-04-29 | 2019-10-29 | 2020-04-29 | $7700.00 | Window Closed / Lapsed |