US7184509B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay locked loop circuit for internally correcting duty cycle and duty cycle correction method thereof
Assignee: Samsung Electronics Co Ltd
•
Filing: 2003-07-14
•
Granted: 2007-02-27
•
Expires: 2023-07-14
Abstract
Abstract A delay locked loop (DLL) circuit having a duty cycle corrector (DCC) that has a broad range of duty cycle correction, consumes only a small amount of power, has few restrictions on operating frequency, and improves the characteristics of a memory device is described. The delay locked loop circuit includes an additional loop for duty cycle correction as well as loops for controlling a rising edge and a falling edge of output signals. Thus, the delay locked loop circuit can internally correct the duty cycle without the use of a phase blender.
Inventors
- 👤 Geun-hee Cho
- 👤 Kyu-hyoun Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 07:05
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03K; H03K5/00; H03K5/13; H03L7/081; H03L7/0812; H03L7/0814; H03K5/156; H03K5/1565; H03L7/0816; H03L7/0818; H03L7/085; H03L7/089
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
222 words
A delay locked loop circuit having a duty cycle corrector, the delay locked loop circuit comprising: a phase detector that detects a phase difference between an external clock signal and feedback internal clock signals and generates up-signals and down-signals corresponding to the phase difference; a first control circuit that, in response to the up-signals and the down-signals, generates first control signals for coarse locking of the phase difference between the external clock signal and the feedback internal clock signals and generates second control signals for fine locking of the phase difference; a second control circuit that, in response to the up-signals and the down-signals, generates third control signals for coarse duty error correction of the external clock signal and generates fourth control signals for fine duty error correction of the external clock signal; and a delay line unit that includes a plurality of delay cells connected in series, delays the external clock signal through the delay cells, selects output signals of first delay cells from the plurality of delay cells in response to some of the first control signals, selects output signals of second delay cells from the plurality of delay cells in response to others of the first control signals, and selects output signals of third delay cells from the plurality of delay cells in response to the third control signals.
Claim 2
Dependent Claim
222 words
A delay locked loop circuit having a duty cycle corrector, the delay locked loop circuit comprising: a phase detector that detects a phase difference between an external clock signal and feedback internal clock signals and generates up-signals and down-signals corresponding to the phase difference; a first control circuit that, in response to the up-signals and the down-signals, generates first control signals for coarse locking of the phase difference between the external clock signal and the feedback internal clock signals and generates second control signals for fine locking of the phase difference; a second control circuit that, in response to the up-signals and the down-signals, generates third control signals for coarse duty error correction of the external clock signal and generates fourth control signals for fine duty error correction of the external clock signal; and a delay line unit that includes a plurality of delay cells connected in series, delays the external clock signal through the delay cells, selects output signals of first delay cells from the plurality of delay cells in response to some of the first control signals, selects output signals of second delay cells from the plurality of delay cells in response to others of the first control signals, and selects output signals of third delay cells from the plurality of delay cells in response to the third control signals.
Claim 3
Dependent Claim
45 words
The delay locked loop circuit of claim 1 , wherein some of the first control signals relate to a rising edge of the external clock signal, and the remaining signals of the first control signals relate to a falling edge of the external clock signal.
Claim 4
Dependent Claim
45 words
The delay locked loop circuit of claim 2 , wherein some of the second control signals relate to a rising edge of the external clock signal, and the remaining signals of the second control signals relate to a falling edge of the external clock signal.
Claim 5
Dependent Claim
114 words
The delay locked loop circuit of claim 3 , wherein the first control circuit comprises: a rising edge control circuit that, in response to an up-signal and a down-signal that relate to the rising edge, generates control signals that relate to the rising edge among the first control signals and generates control signals that relate to the rising edge among the second control signals; and a falling edge control circuit that, in response to an up-signal and a down-signal that relate to the falling edge, generates control signals that relate to the falling edge among the first control signals and generates control signals that relate to the falling edge among the second control signals.
Claim 6
Dependent Claim
68 words
The delay locked loop circuit of claim 3 , wherein the second control circuit comprises: a first duty correction control circuit that, in response to the up-signals and the down-signals, generates an up-signal and a down-signal for duty correction; and, a second duty correction control circuit that, in response to the up-signal and the down-signal for duty correction, generates the third control signals and the fourth control signals.
Claim 7
Dependent Claim
38 words
The delay locked loop circuit of claim 5 , wherein the up-signal for duty correction is activated when both the up-signal that relates to the rising edge and the up-signal that relates to the falling edge are activated.
Claim 8
Dependent Claim
38 words
The delay locked loop circuit of claim 5 , wherein the down-signal for duty correction is activated when both the down-signal that relates to the rising edge and the down-signal that relates to the falling edge are activated.
Claim 9
Dependent Claim
29 words
The delay locked loop circuit of claim 1 , wherein the third delay cells are selected in the center between the first delay cells and the second delay cells.
Claim 10
Dependent Claim
155 words
The delay locked loop circuit of claim 1 , further comprising: a first phase interpolator that, in response to some of the second control signals, interpolates the output signals of the first delay cells, generates a first output signal and a second output signal, provides the first output signal to the phase detector as one of the feedback internal clock signals, and outputs the second output signal as a first internal clock signal; a second phase interpolator that, in response to others of the second control signals, interpolates the output signals of the second delay cells, generates an output signal, and provides the output signal to the phase detector as another one of the feedback internal clock signals; and a third phase interpolator that, in response to the fourth control signals, interpolates the output signals of the third delay cells, generates an output signal, and outputs the output signal as a second internal clock signal.
Claim 11
Dependent Claim
67 words
The delay locked loop circuit of claim 9 further comprising: a compensation delay that receives the first output signal of the first phase interpolator and the output signal of the second phase interpolator, delays them for a predetermined amount of time, and outputs the delayed first output signal of the first phase interpolator and the delayed output signal of the second phase interpolator to the phase detector.
Claim 12
Dependent Claim
37 words
The delay locked loop circuit of claim 9 , wherein, after locking, the rising edge of the first output signal of the first phase interpolator is finely synchronized with the rising edge of the external clock signal.
Claim 13
Dependent Claim
43 words
The delay locked loop circuit of claim 9 , wherein the second output signal of the first phase interpolator has a pulse that is generated in response to the rising edge of the first output signal of the first phase interpolator after locking.
Claim 14
Dependent Claim
36 words
The delay locked loop circuit of claim 9 , wherein, after locking, the rising edge of the output signal of the second phase interpolator is finely synchronized with the falling edge of the external clock signal.
Claim 15
Dependent Claim
39 words
The delay locked loop circuit of claim 9 , wherein the output signal of the third phase interpolator has a pulse that is generated in response to the falling edge of the signal whose duty is corrected after locking.
Claim 16
Independent Claim
394 words
A method of correcting a clock signal duty cycle in a delay locked loop circuit having a delay line unit that includes a plurality of delay cells connected in series, the method comprising: (a) detecting a phase difference between an external clock signal and feedback internal clock signals, and generating up-signals and down-signals corresponding to the phase difference; (b) in response to the up-signals and the down-signals, generating first control signals for coarse locking of the phase difference between the external clock signal and the feedback internal clock signals and generating second control signals for fine locking of the phase difference each of the first and second control signals comprising some signals that relate to the rising edge of the external clock signal and some signals that relate to the falling edge of the external clock signal; (c) in response to the up-signals and the down-signals, generating third control signals for coarse duty error correction of the external clock signal and fourth control signals for fine duty error correction of the external clock signal; (d) selecting output signals of first delay cells from the plurality of delay cells in response to the first control signals that relate to the rising edge, selecting output signals of second delay cells from the plurality of delay cells in response to the first control signals that relate to the falling edge, and selecting output signals of third delay cells from the plurality of delay cells, between the first delay cells and the second delay cells, in response to the third control signals; (e) interpolating the output signals of the first delay cells in response to the second control signals that relate to the rising edge to generate a first output signal and a second output signal, and providing the first output signal as one of the feedback internal clock signals and outputting the second output signal as a first internal clock signal; (f) interpolating the output signals of the second delay cells in response to the second control signals that relate to the falling edge to generate an output signal, and providing the output signal as another one of the feedback internal clock signals; and (g) interpolating the output signals of the third delay cells in response to the fourth control signals to generate an output signal, and outputting the output signal as a second internal clock signal.
Claim 17
Independent Claim
394 words
A method of correcting a clock signal duty cycle in a delay locked loop circuit having a delay line unit that includes a plurality of delay cells connected in series, the method comprising: (a) detecting a phase difference between an external clock signal and feedback internal clock signals, and generating up-signals and down-signals corresponding to the phase difference; (b) in response to the up-signals and the down-signals, generating first control signals for coarse locking of the phase difference between the external clock signal and the feedback internal clock signals and generating second control signals for fine locking of the phase difference each of the first and second control signals comprising some signals that relate to the rising edge of the external clock signal and some signals that relate to the falling edge of the external clock signal; (c) in response to the up-signals and the down-signals, generating third control signals for coarse duty error correction of the external clock signal and fourth control signals for fine duty error correction of the external clock signal; (d) selecting output signals of first delay cells from the plurality of delay cells in response to the first control signals that relate to the rising edge, selecting output signals of second delay cells from the plurality of delay cells in response to the first control signals that relate to the falling edge, and selecting output signals of third delay cells from the plurality of delay cells, between the first delay cells and the second delay cells, in response to the third control signals; (e) interpolating the output signals of the first delay cells in response to the second control signals that relate to the rising edge to generate a first output signal and a second output signal, and providing the first output signal as one of the feedback internal clock signals and outputting the second output signal as a first internal clock signal; (f) interpolating the output signals of the second delay cells in response to the second control signals that relate to the falling edge to generate an output signal, and providing the output signal as another one of the feedback internal clock signals; and (g) interpolating the output signals of the third delay cells in response to the fourth control signals to generate an output signal, and outputting the output signal as a second internal clock signal.
Claim 18
Dependent Claim
51 words
The method of claim 15 , wherein step (c) comprises: (c1) generating an up-signal and an down-signal for duty correction in response to the up-signals and the down-signals; and (c2) generating the third control signals and the fourth control signals in response to the up-signal and the down-signal for duty correction.
Claim 19
Dependent Claim
35 words
The method of claim 16 , wherein the up-signal for duty correction is activated when both the up-signals that relate to the rising edge and the up-signals that relate to the falling edge are activated.
Claim 20
Dependent Claim
35 words
The method of claim 16 , wherein the down-signal for duty correction is activated when both the down-signals that relate to the rising edge and the down-signals that relate to the falling edge are activated.
References Cited (Backward Citations)
US5614855A
Cited
DE19703986A1
Cited
US5883534A
Cited
JPH1081523A
Cited
US6125157A
Cited
EP0930709A1
Cited
US6243031B1
Cited
US20010030562A1
Cited
KR20010095537A
Cited
US7042971B1
Cited
US6570944B2
Cited
US20030080791A1
Cited
US6731147B2
Cited
US20030120456A1
Cited
US20030179027A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-02-26 | 2010-08-28 | 2011-02-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-02-26 | 2014-08-28 | 2015-02-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-02-26 | 2018-08-28 | 2019-02-27 | $7700.00 | Window Closed / Lapsed |