US7061287B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay locked loop
Assignee: SK Hynix Inc
•
Filing: 2004-06-30
•
Granted: 2006-06-13
•
Expires: 2024-06-30
Abstract
Abstract Provided is a delay locked loop comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; and a phase detector for generating a signal for controlling the delay amount of the delay unit comparing the clock supplied from the external chipset with a phase of an output of the replica, and generating a reset signal through detection of a change of a clock frequency supplied from the external chipset.
Inventors
- 👤 Young Jin Jeon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:46
CPC Classifications
G; G11; G11C; G11C8/00; H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; H03L7/085; H03L7/089; H03L7/10
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
121 words
A delay locked loop, comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; and a phase detector for generating a signal for controlling the delay amount of the delay unit in comparison of the clock supplied from the external chipset with a phase of an output of the replica, and further generating a reset signal through detection of an increment or a decrement of a clock frequency supplied from the external chipset after bringing the output of the replica into alignment with the clock supplied from the external chipset.
Claim 2
Dependent Claim
121 words
A delay locked loop, comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; and a phase detector for generating a signal for controlling the delay amount of the delay unit in comparison of the clock supplied from the external chipset with a phase of an output of the replica, and further generating a reset signal through detection of an increment or a decrement of a clock frequency supplied from the external chipset after bringing the output of the replica into alignment with the clock supplied from the external chipset.
Claim 3
Dependent Claim
109 words
The delay locked loop according to claim 1 , wherein the phase detector includes: a phase detecting unit for generating the signal for controlling the delay amount of the delay unit by comparing the clock supplied from the external chipset with the phase of the replica; a first detecting unit for detecting an increase of the clock frequency supplied from the external chipset; a second detecting unit for detecting a decrease of the clock frequency supplied from the external chipset; and a reset signal generation unit for generating the reset signal according to outputs of the first and the second detecting units and a delay locked loop locking signal.
Claim 4
Dependent Claim
113 words
The delay locked loop according to claim 2 , wherein the first detecting unit includes: a first delay unit for delaying the output of the replica; a third latch to which the clock and the output of the first delay unit is inputted; a third inverting unit for inverting a first output of the third latch according to the enable signal, and outputting the first inverted output; a fourth inverting unit for inverting a second output of the third latch according to the enable signal, and outputting the second inverted output; and a fourth latch for generating a first detecting signal according to the outputs of the third and the fourth inverting units.
Claim 5
Dependent Claim
112 words
The delay locked loop according to claim 2 , wherein the second detecting unit includes: a second delay unit for delaying the clock; a fifth latch to which the output of the replica and the output of the second delay unit is inputted; a fifth inverting unit for inverting a first output of the fifth latch according to the enable signal, and outputting the first inverted output; a sixth inverting unit for inverting a second output of the fifth latch according to the enable signal, and outputting the second output; and a sixth latch for generating a second detecting signal according to the outputs of the fifth and the sixth inverting units.
Claim 6
Dependent Claim
55 words
The delay locked loop according to claim 2 , wherein the reset signal generation unit includes: an OR gate for receiving the outputs of the first and the second detecting units; and an AND gate for receiving the output of the OR gate and the delay locked loop locking signal, and generating the reset signal.
Claim 7
Dependent Claim
142 words
The delay locked loop according to claim 2 , wherein the phase detector includes: an enable signal generation unit for generating an enable signal by comparing the clock with the output of the replica; a first latch to which the clock and the output of the replica is inputted; a first inverting unit for inverting a first output of the first latch according to the enable signal, and outputting the first inverted output; a second inverting unit for inverting a second output of the first latch according to the enable signal, and outputting the second inverted output; and a second latch for generating a first shift signal for increasing the delay amount of the delay unit and a second shift signal for decreasing the delay amount of the delay unit, according to the outputs of the first and the second inverting units.
Claim 8
Dependent Claim
21 words
The delay locked loop according to claim 6 , wherein each of the first and second latches includes an SR flip-flop.
Claim 9
Dependent Claim
22 words
The delay locked loop according to claim 6 , wherein each of the first and second inverting units includes a NAND gate.
Claim 10
Dependent Claim
67 words
The delay locked loop according to claim 6 , wherein the enable signal generation unit includes: a NAND gate to which the clock and the output of the replica is inputted; a delay unit for delaying an output of the NAND gate; and a NOR gate for inputting the output of the NAND gate and the inverted output of the delay unit and generating the enable signal.
Claim 11
Dependent Claim
113 words
The delay locked loop according to claim 6 , wherein the first detecting unit includes: a first delay unit for delaying the output of the replica; a third latch to which the clock and the output of the first delay unit is inputted; a third inverting unit for inverting a first output of the third latch according to the enable signal, and outputting the first inverted output; a fourth inverting unit for inverting a second output of the third latch according to the enable signal, and outputting the second inverted output; and a fourth latch for generating a first detecting signal according to the outputs of the third and the fourth inverting units.
Claim 12
Dependent Claim
22 words
The delay locked loop according to claim 10 , wherein each of the third and the fourth latches includes an SR flip-flop.
Claim 13
Dependent Claim
23 words
The delay locked loop according to claim 10 , wherein each of the third and the fourth inverting units includes a NAND gate.
Claim 14
Dependent Claim
112 words
The delay locked loop according to claim 6 , wherein the second detecting unit includes: a second delay unit for delaying the clock; a fifth latch to which the output of the replica and the output of the second delay unit is inputted; a fifth inverting unit for inverting a first output of the fifth latch according to the enable signal, and outputting the first inverted output; a sixth inverting unit for inverting a second output of the fifth latch according to the enable signal, and outputting the second output; and a sixth latch for generating a second detecting signal according to the outputs of the fifth and the sixth inverting units.
Claim 15
Dependent Claim
22 words
The delay locked looped according to claim 13 , wherein each of the fifth and the sixth latches includes an SR flip-flop.
Claim 16
Dependent Claim
23 words
The delay locked looped according to claim 13 , wherein each of the fifth and the sixth inverting units includes a NAND gate.
Claim 17
Dependent Claim
123 words
A delay locked loop, comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; a phase detector including a phase detecting unit for comparing the clock supplied from the external chipset with a phase of an output of the replica and controlling the delay amount of the delay unit, and a DLL reset unit for detecting an increment or a decrement of a clock frequency supplied from the external chipset, and generating a reset signal after bringing the output of the replica into alignment with the clock supplied from the external chipset.
Claim 18
Dependent Claim
123 words
A delay locked loop, comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; a phase detector including a phase detecting unit for comparing the clock supplied from the external chipset with a phase of an output of the replica and controlling the delay amount of the delay unit, and a DLL reset unit for detecting an increment or a decrement of a clock frequency supplied from the external chipset, and generating a reset signal after bringing the output of the replica into alignment with the clock supplied from the external chipset.
Claim 19
Dependent Claim
32 words
The delay locked loop according to claim 16 , wherein the DLL reset unit includes a first detecting unit for detecting an increase of the clock frequency supplied from the external chipset.
Claim 20
Dependent Claim
32 words
The delay locked loop according to claim 16 , wherein the DLL reset unit includes a second detecting unit for detecting a decrease of the clock frequency supplied from the external chipset.
Claim 21
Dependent Claim
49 words
The delay locked loop according to claim 16 , wherein the DLL reset includes: a first detecting unit for detecting an increase of the clock frequency supplied from the external chipset; and a second detecting unit for detecting a decrease of the clock frequency supplied from the external chipset.
Claim 22
Dependent Claim
119 words
A delay locked loop, comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; a phase detecting unit for comparing the clock supplied from the external chipset with a phase of an output of the replica, and controlling the delay amount of the delay unit; and a DLL reset unit for detecting an increment or a decrement of a clock frequency supplied from the external chipset, and generating a reset signal after bringing the output of the replica into alignment with the clock supplied from the external chipset.
Claim 23
Dependent Claim
119 words
A delay locked loop, comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; a phase detecting unit for comparing the clock supplied from the external chipset with a phase of an output of the replica, and controlling the delay amount of the delay unit; and a DLL reset unit for detecting an increment or a decrement of a clock frequency supplied from the external chipset, and generating a reset signal after bringing the output of the replica into alignment with the clock supplied from the external chipset.
Claim 24
Dependent Claim
31 words
The delay locked loop according to claim 20 , wherein the DLL reset unit includes a first detecting unit for detecting increase of the clock frequency supplied from the external chipset.
Claim 25
Dependent Claim
31 words
The delay locked loop according to claim 20 , wherein the DLL reset unit includes a second detecting unit for detecting decrease of the clock frequency supplied from the external chipset.
Claim 26
Dependent Claim
47 words
The delay locked loop according to claim 20 , wherein the DLL reset includes: a first detecting unit for detecting increase of the clock frequency supplied from the external chipset; and a second detecting unit for detecting decrease of the clock frequency supplied from the external chipset.
References Cited (Backward Citations)
JPH01146426A
Cited
US5223755A
Cited
US5614855A
Cited
US5815016A
Cited
US5875219A
Cited
US5757238A
Cited
US5933058A
Cited
US6222894B1
Cited
US6340904B1
Cited
US6066988A
Cited
US20010045868A1
Cited
US6154508A
Cited
US6470060B1
Cited
US6795516B1
Cited
US6326826B1
Cited
US6829715B2
Cited
US20020130691A1
Cited
US6504408B1
Cited
US20030011414A1
Cited
US6556489B2
Cited
US20030085744A1
Cited
US6657463B2
Cited
US6859413B2
Cited
US6822494B2
Cited
US6839301B2
Cited
US20050174155A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2009-06-12 | 2009-12-12 | 2010-06-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2013-06-12 | 2013-12-12 | 2014-06-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2017-06-12 | 2017-12-12 | 2018-06-13 | $7700.00 | Window Closed / Lapsed |