US6858444B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for making a ferroelectric memory transistor
Assignee: Micron Technology Inc
•
Filing: 2003-06-20
•
Granted: 2005-02-22
•
Expires: 2023-06-20
Abstract
Abstract Integrated memory circuits, key components in thousands of electronic and computer products, have recently been made using ferroelectric memory transistors, which offer faster write cycles and lower power requirements than over conventional floating-gate transistors. One problem that hinders the continued down-scaling of conventional ferroelectric memory transistors is the vulnerability of their gate insulations to failure at thinner dimensions. Accordingly, the inventors devised unique ferroelectric gate structures, one of which includes a high-integrity silicon-oxide insulative layer, a doped titanium-oxide layer, a weak-ferroelectric layer, and a control gate. The doped titanium-oxide layer replaces a metal layer in the conventional ferroelectric gate structure, and the weak-ferroelectric layer replaces a conventional ferroelectric layer. These replacements reduce the permittivity mismatch found in conventional gate structures, and thus reduce stress on gate insulation layers, thereby improving reliability of ferroelectric memory transistors, particularly those with thinner gate insulation.
Inventors
- 👤 Kie Y. Ahn
- 👤 Leonard Forbes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:16
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/689; H10D30/00; H10D30/60; H10D30/701; H10D64/01; H10D64/031; H10D64/033; H10B; H10B53/00
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
66 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate, wherein forming the silicon-oxide layer comprises: establishing a chamber temperature of approximately 400 degrees Celsius; and generating oxygen atoms in a Krypton plasma; forming a doped titanium-oxide layer over the silicon-oxide layer; and forming a doped zinc-oxide layer on the titanium-oxide layer.
Claim 2
Independent Claim
66 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate, wherein forming the silicon-oxide layer comprises: establishing a chamber temperature of approximately 400 degrees Celsius; and generating oxygen atoms in a Krypton plasma; forming a doped titanium-oxide layer over the silicon-oxide layer; and forming a doped zinc-oxide layer on the titanium-oxide layer.
Claim 3
Dependent Claim
27 words
The method of claim 1 wherein forming the doped titanium-oxide layer over the silicon-oxide layer comprises: using atomic-layer deposition to form a strontium- or barium-doped titanium-oxide layer.
Claim 4
Dependent Claim
109 words
The method of claim 2 , wherein using atomic-layer deposition comprises: establishing an ambient pressure of about 10 mbar within a deposition chamber containing the silicon-oxide layer; establishing an ambient temperature between 250 and 325 degrees Celsius within the deposition chamber; alternately introducing a strontium or barium precursor and a titanium-oxide precursor into the deposition chamber, with the strontium or barium precursor and the titanium-oxide precursors introduced at rates to saturate reactions of the precursors at a surface of the silicon-oxide layer; and introducing water vapor into the deposition chamber concurrent with the introduction of the strontium or barium precursor and concurrent with the introduction of the titanium-oxide precursors.
Claim 5
Dependent Claim
28 words
The method of claim 3 , further comprising: purging the deposition chamber with nitrogen gas between alternate introductions of the strontium or barium precursors and the titanium-oxide precursors.
Claim 6
Dependent Claim
26 words
The method of claim 1 wherein forming the doped titanium-oxide layer over the silicon-oxide layer comprises: using atomic-layer deposition to form a strontium- or barium-titanate layer.
Claim 7
Dependent Claim
17 words
The method of claim 5 , wherein the strontium or barium precursors consist essentially of cyclopentadienyl compounds.
Claim 8
Dependent Claim
31 words
The method of claim 5 , wherein the strontium or barium precursors consist essentially of Sr(C 5 —I—Pr 3 H 2 ) 2 or Ba(C 5 Me 5 ) 2 .
Claim 9
Dependent Claim
37 words
The method of claim 1 wherein forming the doped zinc-oxide layer comprises: providing a composite mass comprising zinc oxide and particles of lithium or magnesium; and magnetron sputtering matter from the composite mass onto the titanium-oxide layer.
Claim 10
Dependent Claim
26 words
The method of claim 1 wherein forming the doped zinc-oxide layer comprises: jet-vapor deposition of zinc oxide, (lithium carbonate), and magnesium oxide on the titanium-oxide layer.
Claim 11
Dependent Claim
20 words
The method of claim 1 wherein forming the doped zinc-oxide layer comprises: chemical-vapor deposition of zinc-oxide on the titanium-oxide layer.
Claim 12
Independent Claim
121 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate; forming a doped titanium-oxide layer over the silicon-oxide layer, wherein forming the doped titanium-oxide layer comprises establishing an ambient pressure of about 10 mbar within a deposition chamber containing the silicon-oxide layer; establishing an ambient temperature between 250 and 325 degrees Celsius within the deposition chamber; alternately introducing a dopant precursor and a titanium-oxide precursor into the deposition chamber; and introducing water vapor into the deposition chamber concurrent with the introduction of the strontium or barium precursor and concurrent with the introduction of the titanium-oxide precursors; and forming a doped zinc-oxide layer on the doped titanium-oxide layer.
Claim 13
Independent Claim
121 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate; forming a doped titanium-oxide layer over the silicon-oxide layer, wherein forming the doped titanium-oxide layer comprises establishing an ambient pressure of about 10 mbar within a deposition chamber containing the silicon-oxide layer; establishing an ambient temperature between 250 and 325 degrees Celsius within the deposition chamber; alternately introducing a dopant precursor and a titanium-oxide precursor into the deposition chamber; and introducing water vapor into the deposition chamber concurrent with the introduction of the strontium or barium precursor and concurrent with the introduction of the titanium-oxide precursors; and forming a doped zinc-oxide layer on the doped titanium-oxide layer.
Claim 14
Dependent Claim
13 words
The method of claim 11 wherein the dopant precursor includes strontium or barium.
Claim 15
Independent Claim
75 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate; forming a doped titanium-oxide layer over the silicon-oxide layer; and forming a doped zinc-oxide layer on the titanium-oxide layer, wherein forming the doped zinc-oxide layer comprises: providing a composite mass comprising zinc oxide and particles of lithium or magnesium; and magnetron sputtering matter from the composite mass onto the titanium-oxide layer.
Claim 16
Independent Claim
75 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate; forming a doped titanium-oxide layer over the silicon-oxide layer; and forming a doped zinc-oxide layer on the titanium-oxide layer, wherein forming the doped zinc-oxide layer comprises: providing a composite mass comprising zinc oxide and particles of lithium or magnesium; and magnetron sputtering matter from the composite mass onto the titanium-oxide layer.
Claim 17
Independent Claim
67 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate; forming a doped titanium-oxide layer over the silicon-oxide layer; and forming a doped zinc-oxide layer on the titanium-oxide layer, wherein forming the doped zinc-oxide layer comprises: jet-vapor deposition of zinc oxide in combination with lithium carbonate or magnesium oxide on the titanium-oxide layer.
Claim 18
Independent Claim
67 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate; forming a doped titanium-oxide layer over the silicon-oxide layer; and forming a doped zinc-oxide layer on the titanium-oxide layer, wherein forming the doped zinc-oxide layer comprises: jet-vapor deposition of zinc oxide in combination with lithium carbonate or magnesium oxide on the titanium-oxide layer.
Claim 19
Independent Claim
174 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate, wherein forming the silicon-oxide layer comprises: establishing a chamber temperature of approximately 400 degrees Celsius; generating oxygen atoms in a Krypton plasma; forming a doped titanium-oxide layer over the silicon-oxide layer, wherein forming the doped titanium-oxide layer comprises: establishing an ambient pressure of about 10 mbar within a deposition chamber containing the silicon-oxide layer; establishing an ambient temperature between 250 and 325 degrees Celsius within the deposition chamber; alternately introducing a dopant precursor and a titanium-oxide precursor into the deposition chamber; and introducing water vapor into the deposition chamber concurrent with the introduction of the strontium or barium precursor and concurrent with the introduction of the titanium-oxide precursors; and forming a doped zinc-oxide layer on the titanium-oxide layer, wherein forming the doped zinc-oxide layer comprises: providing a composite mass comprising zinc oxide and particles of lithium or magnesium; and magnetron sputtering matter from the composite mass onto the titanium-oxide layer.
Claim 20
Independent Claim
174 words
A method for making a ferroelectric memory transistor, the method comprising: forming a silicon-oxide layer over a desired channel region of a silicon substrate, wherein forming the silicon-oxide layer comprises: establishing a chamber temperature of approximately 400 degrees Celsius; generating oxygen atoms in a Krypton plasma; forming a doped titanium-oxide layer over the silicon-oxide layer, wherein forming the doped titanium-oxide layer comprises: establishing an ambient pressure of about 10 mbar within a deposition chamber containing the silicon-oxide layer; establishing an ambient temperature between 250 and 325 degrees Celsius within the deposition chamber; alternately introducing a dopant precursor and a titanium-oxide precursor into the deposition chamber; and introducing water vapor into the deposition chamber concurrent with the introduction of the strontium or barium precursor and concurrent with the introduction of the titanium-oxide precursors; and forming a doped zinc-oxide layer on the titanium-oxide layer, wherein forming the doped zinc-oxide layer comprises: providing a composite mass comprising zinc oxide and particles of lithium or magnesium; and magnetron sputtering matter from the composite mass onto the titanium-oxide layer.
References Cited (Backward Citations)
US4161038A
Cited
US5403788A
Cited
US5579258A
Cited
US6310373B1
Cited
US5424975A
Cited
US5541872A
Cited
US5541871A
Cited
US5744374A
Cited
US5677865A
Cited
US5680344A
Cited
US5751626A
Cited
US5847989A
Cited
US5638318A
Cited
US5635433A
Cited
US5999439A
Cited
US6198119B1
Cited
US5969380A
Cited
US6004825A
Cited
US5847423A
Cited
US5905672A
Cited
US5856688A
Cited
US6177361B1
Cited
US6372519B1
Cited
US5917746A
Cited
US6242298B1
Cited
US6339238B1
Cited
US6151241A
Cited
US6373743B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-02-22 | 2008-08-23 | 2009-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-02-22 | 2012-08-23 | 2013-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-02-22 | 2016-08-23 | 2017-02-22 | $7700.00 | Window Closed / Lapsed |