Patent US6841863B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6841863B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Ball grid array package with stacked center pad chips and method for manufacturing the same

Assignee: SK Hynix Inc
•
Filing: 2002-12-27
•
Granted: 2005-01-11
•
Expires: 2022-12-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a ball grid array package with stacked center pad chips, which realizes a BGA package with stacked chips using center pad type semiconductor chips, and a method for manufacturing the same. The semiconductor chips are glued on each of upper and lower circuit boards, which have active surfaces facing each other; the chip pads are connected to each of the upper and lower circuit boards with gold wires; the upper and lower circuit boards are joined together with bumps interposed between them for electrical connection; the upper circuit board is included in a package mold; and the opposite ends of the lower circuit board are exposed to the lower portion of the package mold. The lower circuit board can be made of flexible insulation film. The exposed opposite ends of the lower circuit board can have solder balls formed thereon. Also, the opposite ends of the lower circuit board may be joined to a printed circuit board. Solder balls may be formed on the lower surface of the printed circuit board. The upper circuit board may be composed of a lead frame. The package according to the present invention is a stacked package capable of increasing memory capacity of a single package by at least 200% and combining both advantages of FBGA packages and of center pad type semiconductor chips.

Inventors

  • 👤 Hyung Gil Baik
  • 👤 Ki Ill Moon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 14:28
CPC Classifications
H; H10; H10W; H10W90/00; H10W90/811; H10W72/00; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/60; H10W72/851; H10W72/853; H10W72/865; H10W72/90; H10W72/941; H10W72/944; H10W72/9445; H10W90/701; H10W90/731; H10W90/732; H10W90/736; H10W90/751; H10W90/754; H10W90/756

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 181 words
A ball grid array package with stacked center pad chips, comprising: two center pad type semiconductor chips, each of which having chip pads formed along a central portion of an active surface of each of the semiconductor chips; upper and lower circuit boards joined together with no gap of a substantial height formed therebetween, the semiconductor chips being attached to each of the upper and lower circuit boards while active surfaces of the semiconductor chips face each other, the chip pads being connected to each of the upper and lower circuit boards through gold wires, wherein the thickness of the portion of each of the upper and lower boards that is connected with the gold wires is less than the thickness of the other portions of each of the boards; bumps interposed between the upper and lower circuit boards to electrically connect the upper and lower circuit boards with each other; and a package mold in which the upper circuit board is inserted, opposite end portions of the lower circuit board being exposed to a lower side of the package mold.
Claim 2
Dependent Claim 181 words
A ball grid array package with stacked center pad chips, comprising: two center pad type semiconductor chips, each of which having chip pads formed along a central portion of an active surface of each of the semiconductor chips; upper and lower circuit boards joined together with no gap of a substantial height formed therebetween, the semiconductor chips being attached to each of the upper and lower circuit boards while active surfaces of the semiconductor chips face each other, the chip pads being connected to each of the upper and lower circuit boards through gold wires, wherein the thickness of the portion of each of the upper and lower boards that is connected with the gold wires is less than the thickness of the other portions of each of the boards; bumps interposed between the upper and lower circuit boards to electrically connect the upper and lower circuit boards with each other; and a package mold in which the upper circuit board is inserted, opposite end portions of the lower circuit board being exposed to a lower side of the package mold.
Claim 3
Dependent Claim 27 words
The ball grid array package with stacked center pad chips as claimed in claim 1 , wherein the lower circuit board is made of flexible insulation film.
Claim 4
Dependent Claim 31 words
The ball grid array package with stacked center pad chips as claimed in claim 2 , wherein the exposed opposite ends of the lower circuit board have solder balls formed thereon.
Claim 5
Dependent Claim 32 words
The ball grid array package with stacked center pad chips as claimed in claim 2 , wherein the opposite ends of the lower circuit board are joined to a printed circuit board.
Claim 6
Dependent Claim 30 words
The ball grid array package with stacked center pad chips as claimed in claim 4 , wherein solder balls are formed on the lower surface of the printed circuit board.
Claim 7
Dependent Claim 27 words
The ball grid array package with stacked center pad chips as claimed in claim 1 , wherein the upper circuit board is composed of a lead frame.

References Cited (Backward Citations)

US5332922A Cited
US6190944B1 Cited
US6093969A Cited
US6348363B1 Cited
US20010006258A1 Cited
US6344401B1 Cited
US6583502B2 Cited
US6451626B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2008-01-11 2008-07-12 2009-01-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2012-01-11 2012-07-12 2013-01-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2016-01-11 2016-07-12 2017-01-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag