US6627963B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabricating a merged integrated circuit device
Assignee: Bell Semiconductor LLC
•
Filing: 2001-02-20
•
Granted: 2003-09-30
•
Expires: 2021-02-20
Abstract
Abstract The present invention provides a process for fabricating merged integrated circuits on a semiconductor wafer substrate. The process comprises forming a gate oxide on the semiconductor wafer substrate, forming a first transistor having a first gate on the gate oxide, and forming a second transistor having a second gate on the same gate oxide. The first transistor is optimized to a first operating voltage by varying a physical property of the first gate, varying a first tub doping profile, or varying a first source/drain doping profile. The second transistor is optimized to a second operating voltage by varying a physical property of the second gate, varying a second tub doping profile, or varying a second source/drain doping profile of the second transistor. These physical characteristics may be changed in any combination or singly to achieve the determined optimization of the operating voltage of any given transistor.
Inventors
- 👤 William T. Cochran
- 👤 Isik C. Kizilyalli
- 👤 Morgan J. Thoma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:05
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0135; H10D84/014; H10D84/0128; H10D84/013; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
104 words
A semiconductor wafer substrate having merged integrated circuits formed thereon, comprising: a gate oxide on said semiconductor wafer substrate; a first transistor formed on said gate oxide and optimized to a first operating voltage, said first transistor having a first gate with a first gate length, a first tub doping profile and a first source/drain doping profile; and a second transistor formed on said gate oxide and optimized to a second operating voltage different from said first operating voltage, said second transistor having a second gate with a second different gate length, a second tub doping profile and a second different source/drain doping profile.
Claim 2
Dependent Claim
104 words
A semiconductor wafer substrate having merged integrated circuits formed thereon, comprising: a gate oxide on said semiconductor wafer substrate; a first transistor formed on said gate oxide and optimized to a first operating voltage, said first transistor having a first gate with a first gate length, a first tub doping profile and a first source/drain doping profile; and a second transistor formed on said gate oxide and optimized to a second operating voltage different from said first operating voltage, said second transistor having a second gate with a second different gate length, a second tub doping profile and a second different source/drain doping profile.
Claim 3
Dependent Claim
17 words
The semiconductor wafer as recited in claim 1 wherein said first and second transistors are p-type transistors.
Claim 4
Dependent Claim
17 words
The semiconductor wafer as recited in claim 1 wherein said first and second transistors are n-type transistors.
Claim 5
Dependent Claim
21 words
The semiconductor wafer as recited in claim 1 further comprising a third transistor that is optimized to a third operating voltage.
Claim 6
Dependent Claim
19 words
The semiconductor wafer as recited in claim 4 wherein said third transistor is optimized to said first operating voltage.
Claim 7
Dependent Claim
19 words
The semiconductor wafer as recited in claim 4 wherein said third transistor is optimized to said second operating voltage.
Claim 8
Dependent Claim
22 words
The semiconductor wafer as recited in claim 1 wherein said first tub doping profile is different from said second tub doping profile.
Claim 9
Dependent Claim
23 words
The semiconductor as recited in claim 1 wherein said first tub doping profile is substantially the same as said second tub doping profile.
Claim 10
Dependent Claim
23 words
The semiconductor as recited in claim 1 wherein said gate oxide has a thickness ranging from about 1 nm to about 20 nm.
References Cited (Backward Citations)
US5786620A
Cited
US5254487A
Cited
US5468666A
Cited
US6020227A
Cited
US5780344A
Cited
US5880502A
Cited
US5827761A
Cited
US5770493A
Cited
US5976938A
Cited
US6033944A
Cited
US6133077A
Cited
US6054354A
Cited
US6277682B1
Cited
US5976922A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-09-29 | 2007-03-31 | 2007-09-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-09-29 | 2011-03-31 | 2011-09-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-09-29 | 2015-03-31 | 2015-09-30 | $7700.00 | Window Closed / Lapsed |