← Back to Patent Explorer
US6590281B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Crack-preventive semiconductor package

Assignee: Siliconware Precision Industries Co Ltd
•
Filing: 2002-01-30
•
Granted: 2003-07-08
•
Expires: 2022-01-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A QFN semiconductor package and a fabrication method thereof are proposed, wherein a lead frame having a plurality of leads is adopted, and each lead is formed at its inner end with a protruding portion. A wire bonding region and a bump attach region are respectively defined on opposite surfaces of the protruding portion, and staggered in position. This allows a force applied from a wire bonder to the wire bonding regions not to adversely affect solder bumps implanted on the bump attach regions, so that the solder bumps can be structurally assured without cracking. Moreover, the wire bonding regions spaced apart from the bump attach regions can be prevented from being contaminated by an etching solution used in solder bump implantation, so that wire bonding quality can be well maintained.

Inventors

  • 👤 Chi-Chuan Wu
  • 👤 Chien-Ping Huang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 11:02
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/30; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W74/00; H10W74/10; H10W74/111; H10W90/00; H10W90/811; H10W72/071; H10W72/0711; H10W72/07141; H10W72/075; H10W72/07521; H10W72/20; H10W72/29; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/851; H10W72/853; H10W72/865; H10W72/874; H10W72/877; H10W72/884; H10W72/90; H10W72/941; H10W72/944; H10W72/9445; H10W90/701; H10W90/721; H10W90/726; H10W90/731; H10W90/732; H10W90/736; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 245 words
A semiconductor package, comprising: a lead frame having a plurality of leads, each of the leads being formed at an inner end thereof with a protruding portion that is dimensioned smaller in thickness than the rest part of the lead, wherein the protruding portion has at least a first surface and a second surface opposed to the first surface, and wherein the first surface is defined with at least a first bonding region and a conductive-element corresponding region free of overlap with the first bonding region, and the second surface is defined with a second bonding region that is vertically aligned with the conductive-element corresponding region, wherein the second bonding region is not vertically aligned with the first bonding region formed on the first surface of the protruding portion; at least a first semiconductor chip having an active surface and a non-active surface opposed to the active surface, wherein the active surface faces downwardly and is connected to the first bonding regions by a plurality of bonding wires, so as to allow the first semiconductor chip to be electrically coupled to the leads; at least a second semiconductor chip having an active surface and a non-active surface opposed to the active surface, and mounted on the first semiconductor chip, wherein the active surface is electrically connected to the second bonding regions by a plurality of conductive elements; and an encapsulant for encapsulating the first and second semiconductor chips, the bonding wires and the conductive elements.
Claim 2
Dependent Claim 245 words
A semiconductor package, comprising: a lead frame having a plurality of leads, each of the leads being formed at an inner end thereof with a protruding portion that is dimensioned smaller in thickness than the rest part of the lead, wherein the protruding portion has at least a first surface and a second surface opposed to the first surface, and wherein the first surface is defined with at least a first bonding region and a conductive-element corresponding region free of overlap with the first bonding region, and the second surface is defined with a second bonding region that is vertically aligned with the conductive-element corresponding region, wherein the second bonding region is not vertically aligned with the first bonding region formed on the first surface of the protruding portion; at least a first semiconductor chip having an active surface and a non-active surface opposed to the active surface, wherein the active surface faces downwardly and is connected to the first bonding regions by a plurality of bonding wires, so as to allow the first semiconductor chip to be electrically coupled to the leads; at least a second semiconductor chip having an active surface and a non-active surface opposed to the active surface, and mounted on the first semiconductor chip, wherein the active surface is electrically connected to the second bonding regions by a plurality of conductive elements; and an encapsulant for encapsulating the first and second semiconductor chips, the bonding wires and the conductive elements.
Claim 3
Dependent Claim 19 words
The semiconductor package of claim 1 , wherein the semiconductor package is a QFN (quad flat non-lead) semiconductor package.
Claim 4
Dependent Claim 30 words
The semiconductor package of claim 1 , wherein the protruding portions with smaller thickness form a cavity underneath the first surfaces of the protruding portions for receiving the bonding wires.
Claim 5
Dependent Claim 23 words
The semiconductor package of claim 1 , wherein the bonding wires are bonded to the first bonding regions by using a wire bonder.
Claim 6
Dependent Claim 19 words
The semiconductor package of claim 4 , wherein the wire bonder applies a force to the first bonding regions.
Claim 7
Dependent Claim 14 words
The semiconductor package of claim 1 , wherein the conductive elements are solder bumps.
Claim 8
Dependent Claim 23 words
The semiconductor package of claim 1 , wherein the non-active surface of the second semiconductor chip is exposed to outside of the encapsulant.
Claim 9
Dependent Claim 22 words
The semiconductor package of claim 1 , wherein a heat sink is mounted on the non-active surface of the second semiconductor chip.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-07-07 2007-01-06 2007-07-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-07-07 2011-01-06 2011-07-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-07-07 2015-01-06 2015-07-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag