Patent US6479975B1 successfully refreshed from Google Patents.
US6479975B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS current sense circuit
Assignee: Dialog Semiconductor GmbH
•
Filing: 2001-10-16
•
Granted: 2002-11-12
•
Expires: 2021-10-16
Abstract
Abstract A new current sense circuit has been achieved. The current sense circuit comprises, first, a first MOS transistor having a gate, a drain, and a source. The gate is coupled to a control signal. The drain is coupled to a load such that a load current flows through the first MOS transistor when the control signal is ON. A second MOS transistor has a gate, a drain, and a source. The gate is coupled to the control signal. The drain is coupled to a constant current source such that the constant current flows through the second MOS transistor when the control signal is ON. The source is coupled to the source of the first MOS transistor. The first and second MOS transistors are operating in the linear region when the control signal is ON. Finally, a means to compare the first MOS transistor drain voltage and the second MOS transistor drain voltage is provided.
Inventors
- 👤 Manfred Plankensteiner
- 👤 Horst Knoedgen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 20:26
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/165; G01R19/16504; G01R19/16519; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/26; G05F3/262
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
151 words
A current sense circuit comprising: a first MOS transistor having a gate, a drain, and a source wherein said gate is coupled to a control signal and wherein said drain is coupled to a load such that a load current flows through said first MOS transistor when said control signal is ON; a second MOS transistor having a gate, a drain, and a source wherein said gate is coupled to said control signal, wherein said drain is coupled to a constant current source such that said constant current flows through said second MOS transistor when said control signal is ON, wherein said source is coupled to said source of said first MOS transistor, and wherein said first and second MOS transistors are operating in the linear region when said control signal is ON; and a means to compare said first MOS transistor drain voltage and said second MOS transistor drain voltage.
Claim 2
Dependent Claim
151 words
A current sense circuit comprising: a first MOS transistor having a gate, a drain, and a source wherein said gate is coupled to a control signal and wherein said drain is coupled to a load such that a load current flows through said first MOS transistor when said control signal is ON; a second MOS transistor having a gate, a drain, and a source wherein said gate is coupled to said control signal, wherein said drain is coupled to a constant current source such that said constant current flows through said second MOS transistor when said control signal is ON, wherein said source is coupled to said source of said first MOS transistor, and wherein said first and second MOS transistors are operating in the linear region when said control signal is ON; and a means to compare said first MOS transistor drain voltage and said second MOS transistor drain voltage.
Claim 3
Dependent Claim
77 words
The circuit according to claim 1 wherein said first MOS transistor has a first width-to-length ratio, wherein said second MOS transistor has a second width-to length ratio, wherein the quotient of said first width-to-length ratio divided by said second width-to-length ratio is a sense ratio, and wherein said first MOS transistor drain voltage exceeding said second MOS transistor drain voltage implies said load current value exceeds the product of said sense ratio multiplied by said constant current.
Claim 4
Dependent Claim
16 words
The circuit according to claim 1 wherein said sense ratio is between about 1 and 10,000.
Claim 5
Dependent Claim
30 words
The circuit according to claim 2 further comprising a means to turn OFF said control signal when said first MOS transistor drain voltage exceeds said second MOS transistor drain voltage.
Claim 6
Dependent Claim
24 words
The circuit according to claim 1 wherein said first and second MOS transistors comprise one of the group containing: NMOS transistors and PMOS transistors.
Claim 7
Dependent Claim
14 words
The circuit according to claim 1 wherein said constant current source value is adjustable.
Claim 8
Dependent Claim
26 words
The circuit according to claim 1 wherein said first and second MOS transistors have common length, common physical orientation, and are formed on a common substrate.
Claim 9
Dependent Claim
14 words
The circuit according to claim 1 wherein said means of comparing comprises a comparitor.
Claim 10
Dependent Claim
220 words
A current sense circuit comprising: a first MOS transistor having a gate, a drain, and a source wherein said gate is coupled to a control signal, wherein said drain is coupled to a load such that a load current flows through said first MOS transistor when said control signal is ON, and wherein said first MOS transistor has a first width-to-length ratio; a second MOS transistor having a gate, a drain, and a source wherein said gate is coupled to said control signal, wherein said drain is coupled to a constant current source such that said constant current flows through said second MOS transistor when said control signal is ON, wherein said source is coupled to said source of said first MOS transistor, wherein said first and second MOS transistors are operating in the linear region when said control signal is ON, wherein said second MOS transistor has a second width-to-length ratio, and wherein the quotient of said first width-to-length ratio divided by said second width-to-length ratio is a sense ratio; and a means to compare said first MOS transistor drain voltage and said second MOS transistor drain voltage wherein said first MOS transistor drain voltage exceeding said second MOS transistor drain voltage implies said load current value exceeds the product of said sense ratio multiplied by said constant current.
Claim 11
Dependent Claim
220 words
A current sense circuit comprising: a first MOS transistor having a gate, a drain, and a source wherein said gate is coupled to a control signal, wherein said drain is coupled to a load such that a load current flows through said first MOS transistor when said control signal is ON, and wherein said first MOS transistor has a first width-to-length ratio; a second MOS transistor having a gate, a drain, and a source wherein said gate is coupled to said control signal, wherein said drain is coupled to a constant current source such that said constant current flows through said second MOS transistor when said control signal is ON, wherein said source is coupled to said source of said first MOS transistor, wherein said first and second MOS transistors are operating in the linear region when said control signal is ON, wherein said second MOS transistor has a second width-to-length ratio, and wherein the quotient of said first width-to-length ratio divided by said second width-to-length ratio is a sense ratio; and a means to compare said first MOS transistor drain voltage and said second MOS transistor drain voltage wherein said first MOS transistor drain voltage exceeding said second MOS transistor drain voltage implies said load current value exceeds the product of said sense ratio multiplied by said constant current.
Claim 12
Dependent Claim
16 words
The circuit according to claim 9 wherein said sense ratio is between about 1 and 10,000.
Claim 13
Dependent Claim
30 words
The circuit according to claim 9 further comprising a means to turn OFF said control signal when said first MOS transistor drain voltage exceeds said second MOS transistor drain voltage.
Claim 14
Dependent Claim
24 words
The circuit according to claim 9 wherein said first and second MOS transistors comprise one of the group containing: NMOS transistors and PMOS transistors.
Claim 15
Dependent Claim
14 words
The circuit according to claim 9 wherein said constant current source value is adjustable..
Claim 16
Dependent Claim
26 words
The circuit according to claim 9 wherein said first and second MOS transistors have common length, common physical orientation, and are formed on a common substrate.
Claim 17
Dependent Claim
14 words
The circuit according to claim 9 wherein said means of comparing comprises a comparitor.
Claim 18
Dependent Claim
220 words
A current sense circuit comprising: a first NMOS transistor having a gate, a drain, and a source wherein said gate is coupled to a control signal, wherein said drain is coupled to a load such that a load current flows through said first NMOS transistor when said control signal is ON, and wherein said first NMOS transistor has a first width-to-length ratio; a second NMOS transistor having a gate, a drain, and a source wherein said gate is coupled to said control signal, wherein said drain is coupled to a constant current source such that said constant current flows through said second NMOS transistor when said control signal is ON, wherein: said source is coupled to said source of said first NMOS transistor, wherein said first and second MOS transistors are operating in the linear region when said control signal is ON, wherein said second NMOS transistor has a second width-to-length ratio, and wherein the quotient of said first width-to-length ratio divided by said second width-to-length ratio is a sense ratio; and a comparitor to compare said first NMOS transistor drain voltage and said second NMOS transistor drain voltage wherein said first NMOS transistor drain voltage exceeding said second NMOS transistor drain voltage implies said load current value exceeds the product of said sense ratio multiplied by said constant current.
Claim 19
Dependent Claim
220 words
A current sense circuit comprising: a first NMOS transistor having a gate, a drain, and a source wherein said gate is coupled to a control signal, wherein said drain is coupled to a load such that a load current flows through said first NMOS transistor when said control signal is ON, and wherein said first NMOS transistor has a first width-to-length ratio; a second NMOS transistor having a gate, a drain, and a source wherein said gate is coupled to said control signal, wherein said drain is coupled to a constant current source such that said constant current flows through said second NMOS transistor when said control signal is ON, wherein: said source is coupled to said source of said first NMOS transistor, wherein said first and second MOS transistors are operating in the linear region when said control signal is ON, wherein said second NMOS transistor has a second width-to-length ratio, and wherein the quotient of said first width-to-length ratio divided by said second width-to-length ratio is a sense ratio; and a comparitor to compare said first NMOS transistor drain voltage and said second NMOS transistor drain voltage wherein said first NMOS transistor drain voltage exceeding said second NMOS transistor drain voltage implies said load current value exceeds the product of said sense ratio multiplied by said constant current.
Claim 20
Dependent Claim
16 words
The circuit according to claim 16 wherein said sense ratio is between about 1 and 10,000.
Claim 21
Dependent Claim
30 words
The circuit according to claim 16 further comprising a means to turn OFF said control signal when said first NMOS transistor drain voltage exceeds said second NMOS transistor drain voltage.
Claim 22
Dependent Claim
14 words
The circuit according to claim 16 wherein said constant current source value is adjustable.
Claim 23
Dependent Claim
26 words
The circuit according to claim 16 wherein said first and second NMOS transistors have common length, common physical orientation, and are formed on a common substrate.
References Cited (Backward Citations)
US4553084A
Cited
US5652540A
Cited
US5563504A
Cited
US5572161A
Cited
US5670867A
Cited
US5838192A
Cited
US5973550A
Cited
US5877617A
Cited
US5867014A
Cited
US6107789A
Cited
US6166530A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-11-11 | 2006-05-13 | 2006-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-11-11 | 2010-05-13 | 2010-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-11-11 | 2014-05-13 | 2014-11-12 | $7700.00 | Window Closed / Lapsed |