Patent US6472741B1 successfully refreshed from Google Patents.
US6472741B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same
Assignee: Siliconware Precision Industries Co Ltd
•
Filing: 2001-07-14
•
Granted: 2002-10-29
•
Expires: 2021-07-14
Abstract
Abstract A new semiconductor packaging technology is proposed for the fabrication of a thermally-enhanced stacked-die BGA (Ball Grid Array) semiconductor package. By the proposed semiconductor packaging technology, a substrate is used as a chip carrier for the mounting of two semiconductor chips in conjunction with a heat spreader thereon, wherein the first semiconductor chip is mounted over the substrate through flip-chip (FC) technology; the heat spreader is mounted over the first semiconductor chip and supported on he substrate; and the second semiconductor chip is mounted on the heat spreader and electrically coupled to the substrate through wire-bonding (WB) technology. To facilitate the wire-bonding process, the heat spreader is formed with a plurality of wire-routing openings to allow the bonding wires to be routed therethrough. Since chip-produced beat during operation can be dissipated through the heat spreader, it allows an enhanced heat-dissipation efficiency. In addition, the heat spreader can serve as a grounding plane to the package chips, so that the packaged chips would have better electrical performance during operation.
Inventors
- 👤 Eing-Chieh Chen
- 👤 Cheng-Yuan Lai
- 👤 Tzu-Yi Tien
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 18:18
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W90/00; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/20; H10W72/50; H10W72/541; H10W72/5445; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/851; H10W72/874; H10W72/877; H10W90/20; H10W90/231; H10W90/291; H10W90/701; H10W90/721; H10W90/724; H10W90/751; H10W90/754; H10W90/756
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
224 words
A stacked-die BGA semiconductor package, which comprises: (a) a substrate having a front surface and a back surface; (b) a first semiconductor chip having an active e and an inactive surface, and whose active surface is bonded and electrically coupled to the front surface of the substrate through flip-chip technology, (c) a heat spreader having a support portion and an overhead portion formed with a plurality of wire-routing openings; the heat spreader being mounted in such a manner that the support portion is supported on the front surface of the substrate, while the overhead portion is abutted on the inactive surface of the first semiconductor chip; (d) a second semiconductor chip having an active surface and an inactive surface, and whose inactive surface is thermally coupled to the overhead portion of the heat spreader, (e) a plurality of bonding wires which are routed from the active surface of the second semiconductor chip through the wire-routing openings in the overhead portion of the heat spreader down to the front surface of the substrate, for electrically coupling the second semiconductor chip to the substrate; (f) an encapsulation body for encapsulating the front surface of the substrate, the first semiconductor chip, the heat spreader, the second semiconductor chip, and the bonding wires; and (g) an array of solder balls implanted over the back surface of the substrate.
Claim 2
Dependent Claim
224 words
A stacked-die BGA semiconductor package, which comprises: (a) a substrate having a front surface and a back surface; (b) a first semiconductor chip having an active e and an inactive surface, and whose active surface is bonded and electrically coupled to the front surface of the substrate through flip-chip technology, (c) a heat spreader having a support portion and an overhead portion formed with a plurality of wire-routing openings; the heat spreader being mounted in such a manner that the support portion is supported on the front surface of the substrate, while the overhead portion is abutted on the inactive surface of the first semiconductor chip; (d) a second semiconductor chip having an active surface and an inactive surface, and whose inactive surface is thermally coupled to the overhead portion of the heat spreader, (e) a plurality of bonding wires which are routed from the active surface of the second semiconductor chip through the wire-routing openings in the overhead portion of the heat spreader down to the front surface of the substrate, for electrically coupling the second semiconductor chip to the substrate; (f) an encapsulation body for encapsulating the front surface of the substrate, the first semiconductor chip, the heat spreader, the second semiconductor chip, and the bonding wires; and (g) an array of solder balls implanted over the back surface of the substrate.
Claim 3
Dependent Claim
18 words
The stacked die BGA semiconductor package of claim 1 , wherein the heat spreader is made of copper.
Claim 4
Dependent Claim
16 words
The stacked-die BGA semiconductor package of claim 1 , herein e bonding wires are gold wires.
Claim 5
Dependent Claim
35 words
The stacked-die BGA semiconductor package of claim 1 , wherein the overhead portion of the heat spreader is adhered by means of an electrically-and-thermally-conductive adhesive layer to the inactive surface of the first semiconductor chip.
Claim 6
Dependent Claim
35 words
The stacked-die BGA semiconductor package of claim 1 , wherein the inactive surface of the second semiconductor chip is adhered by means of an electrically-and-thermally-conductive adhesive layer to the overhead portion of the heat spreader.
Claim 7
Dependent Claim
37 words
The stacked-die BGA semiconductor package of claim 1 , wherein the support portion of the heat spreader is adhered by means of an electrically-conductive adhesive layer to a ground pad on the front surface of the substrate.
Claim 8
Dependent Claim
34 words
The stacked-die BGA semiconductor package of claim 1 , wherein the ground pad on the second semiconductor chip is bonded by means of a grounding wire to the overhead portion of the heat spreader.
Claim 9
Dependent Claim
28 words
The stacked-die BGA semiconductor package of claim 1 , wherein the overhead portion of the heat spreader is further coupled to a heat spreader having an exposed surface.
Claim 10
Dependent Claim
32 words
The stacked-die BGA semiconductor package of claim 8 , wherein the heat spreader is further formed with an sideward-extending portion having an end portion exposed to the outside of the encapsulation body.
Claim 11
Dependent Claim
278 words
A stacked-die BGA semiconductor package, which comprises: (a) a substrate having a front surface and a back surface; (b) a first semiconductor chip having an active surface and an inactive surface, and whose active surface is bonded and electrically coupled to the front surface of the substrate through flip-chip technology; (c) a first heat spreader having a support portion and an overhead portion formed with a plurality of wire-routing openings, the first heat spreader beg mounted in such a manner that the support portion is supported on the front surface of the substrate, while the overhead portion is abutted on the inactive surface of the first semiconductor chip; (d) a second semiconductor chip having an active surface and an inactive surface, and whose active surface is thermally coupled to the overhead portion of the first heat spreader; (e) a plurality of bonding wires which are routed from the active s of the second semiconductor chip through the wire-routing openings in the overhead portion of the first heat spreader down to the front surface of the substrate, for electrically coupling the second semiconductor chip to the substrate; (f) a second heat seer having a support portion and an overhead portion, wherein the support portion is thermally coupled to the overhead portion of the first heat spreader, (g) an encapsulation body for encapsulating the front suffice of the substrate, the first semiconductor chip, the first heat spreader, the sen semiconductor chip, the bonding wires, and the second heat spreader with one surface of the overhead portion of the second heat spreader being exposed to outside; and (h) an array of solder balls implanted over the back surface of the substrate.
Claim 12
Dependent Claim
278 words
A stacked-die BGA semiconductor package, which comprises: (a) a substrate having a front surface and a back surface; (b) a first semiconductor chip having an active surface and an inactive surface, and whose active surface is bonded and electrically coupled to the front surface of the substrate through flip-chip technology; (c) a first heat spreader having a support portion and an overhead portion formed with a plurality of wire-routing openings, the first heat spreader beg mounted in such a manner that the support portion is supported on the front surface of the substrate, while the overhead portion is abutted on the inactive surface of the first semiconductor chip; (d) a second semiconductor chip having an active surface and an inactive surface, and whose active surface is thermally coupled to the overhead portion of the first heat spreader; (e) a plurality of bonding wires which are routed from the active s of the second semiconductor chip through the wire-routing openings in the overhead portion of the first heat spreader down to the front surface of the substrate, for electrically coupling the second semiconductor chip to the substrate; (f) a second heat seer having a support portion and an overhead portion, wherein the support portion is thermally coupled to the overhead portion of the first heat spreader, (g) an encapsulation body for encapsulating the front suffice of the substrate, the first semiconductor chip, the first heat spreader, the sen semiconductor chip, the bonding wires, and the second heat spreader with one surface of the overhead portion of the second heat spreader being exposed to outside; and (h) an array of solder balls implanted over the back surface of the substrate.
Claim 13
Dependent Claim
25 words
The stacked die BGA semiconductor package of claim 10 , wherein the first heat spreader and the second heat spreader are both made of copper.
Claim 14
Dependent Claim
16 words
The stacked&e BGA semiconductor package of claim 10 , wherein the bonding wires are gold wires.
Claim 15
Dependent Claim
36 words
The stacked-die BGA semiconductor package of claim 10 , wherein the overhead portion of the first heat spreader is adhered by means of an electrically-and-thermally-conductive adhesive layer to the inactive surface of the first semiconductor chip.
Claim 16
Dependent Claim
36 words
The sacked-die BGA semiconductor package of claim 10 , wherein the inactive surface of the second semiconductor chip is adhered by means of an electrically-and-thermally-conductive adhesive layer to the overhead portion of the first heat spreader.
Claim 17
Dependent Claim
38 words
The stacked-die BGA semiconductor package of claim 10 , wherein the support portion of the first heat spreader is adhered by means of an electrically-conductive adhesive layer to a ground pad on the front suffice of the substrate.
Claim 18
Dependent Claim
35 words
The stacked-die BGA semiconductor package of claim 10 , wherein the ground pad on the second semiconductor chip is bonded by means of a grounding wire to the overhead portion of the first heat spreader.
Claim 19
Dependent Claim
30 words
The stacked-die BGA semiconductor package of claim 10 , wherein the overhead portion of the first heat spreader is further coupled to a second heat spreader having an exposed surface.
Claim 20
Dependent Claim
33 words
The stacked-die BGA semiconductor package of claim 17 , wherein the first heat spreader is further formed with an sideward-extending portion having an end portion exposed to the outside of the encapsulation body.
References Cited (Backward Citations)
JPH0226185A
Cited
JPH0233416A
Cited
US5410451A
Cited
US5726079A
Cited
US5766021A
Cited
US5815372A
Cited
US6011304A
Cited
US5866943A
Cited
US6381838B1
Cited
US5909057A
Cited
US6353259B1
Cited
US6342398B1
Cited
US6331447B1
Cited
US6338813B1
Cited
US6316828B1
Cited
US6380002B2
Cited
US6358049B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-10-28 | 2006-04-29 | 2006-10-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-10-28 | 2010-04-29 | 2010-10-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-10-28 | 2014-04-29 | 2014-10-29 | $7700.00 | Window Closed / Lapsed |