Patent US3003073A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6399466B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein

Assignee: Sony Corp
•
Filing: 1996-10-11
•
Granted: 2002-06-04
•
Expires: 2016-10-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a non-volatile semiconductor memory device having a gate insulating layer composed of a first silicon oxide layer, a silicon nitride layer, and a second silicon oxide layer and a gate electrode, comprising the steps of forming the gate insulating layer on a semiconductor substrate, introducing an impurity into a channel region of the semiconductor substrate after forming the gate insulating layer, or forming a gate electrode on the gate insulating layer.

Inventors

  • 👤 Akihiro Nakamura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 08:46
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0413; H10D30/60; H10D30/69; H10D64/00; H10D64/01; H10D64/031; H10D64/037; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/663; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; H10P14/6309; H10P14/6322; H10P14/65; H10P14/6516; H10P14/6518; H10P14/6519; H10P14/6522; H10P14/6529; H10P14/66; H10P14/662; H10P14/69; H10P14/692; H10P14/6921; H10P14/69215; H10P14/694; H10P14/6943; H10P14/69433

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 148 words
A method of manufacturing a MONOS-type non-volatile semiconductor memory comprising the steps of: first forming a gate insulating layer on a semiconductor substrate by forming a first silicon oxide layer on the surface of the substrate, forming a silicon nitride layer on the first silicon oxide layer and forming a second silicon oxide layer on the silicon nitride layer, wherein the second silicon oxide layer is formed by thermal oxidation of an outer surface of the silicon nitride layer, thereafter, forming a gate electrode layer on the gate insulating layer, which gate electrode layer is formed into a gate electrode in a later step, thereafter, introducing an impurity into a channel region of the semiconductor substrate disposed under the gate insulating layer and under a gate region after forming the gate insulating layer and the gate electrode layer, and pattering the gate electrode layer into a gate electrode.
Claim 2
Independent Claim 148 words
A method of manufacturing a MONOS-type non-volatile semiconductor memory comprising the steps of: first forming a gate insulating layer on a semiconductor substrate by forming a first silicon oxide layer on the surface of the substrate, forming a silicon nitride layer on the first silicon oxide layer and forming a second silicon oxide layer on the silicon nitride layer, wherein the second silicon oxide layer is formed by thermal oxidation of an outer surface of the silicon nitride layer, thereafter, forming a gate electrode layer on the gate insulating layer, which gate electrode layer is formed into a gate electrode in a later step, thereafter, introducing an impurity into a channel region of the semiconductor substrate disposed under the gate insulating layer and under a gate region after forming the gate insulating layer and the gate electrode layer, and pattering the gate electrode layer into a gate electrode.
Claim 3
Dependent Claim 32 words
The method of claim 1 , comprising the further step of forming a refractory metal layer on the gate electrode layer before the gate electrode layer is patterned into the gate electrode.
Claim 4
Dependent Claim 16 words
The method of claim 1 , wherein the gate electrode layer comprises a polycrystalline silicon layer.
Claim 5
Dependent Claim 29 words
The method of claim 1 , wherein the impurity is introduced into the channel region at a dosage of 3.0×10 12 /cm 2 at an energy of 35 kev.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-06-03 2005-12-03 2006-06-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-06-03 2009-12-03 2010-06-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-06-03 2013-12-03 2014-06-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag