← Back to Patent Explorer
US4313782A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing submicron channel transistors

Assignee: Intersil Corp
•
Filing: 1979-11-14
•
Granted: 1982-02-02
•
Expires: 1999-11-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating a submicron short channel MOS device is described wherein a plural or multilevel insulator layer, having a thickness of about 100-200 angstroms, is interposed between the polycrystalline silicon gate member and the substrate to function as a gate insulator and in addition, serving to protect the body of the semiconductor from becoming inadvertently doped during the processing steps.

Inventors

  • 👤 Joseph C. Sokoloski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 12:27
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/01344; H10D30/00; H10D30/01; H10D30/021; H10D30/0413; H10D64/60; H10D64/66; H10D64/68; H10D64/681; H10D64/685; H10D64/693; H10P; H10P50/00; H10P50/60; H10P50/66; H10P50/663; H10P50/667; H10P76/00; H10P76/40; H10D64/01346; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/947

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 292 words
A method of manufacturing a semiconductor device, comprising the steps of: providing a semiconductor body having a boundary surface; growing a first layer of oxide on the boundary surface; depositing a layer of silicon nitride on the oxide layer; growing a second layer of silicon oxide on the nitride layer; depositing a layer of polycrystalline silicon on the oxide layer; depositing a layer of apertured masking material on the polycrystalline silicon layer; etching unmasked portions of the polycrystalline silicon layer to expose the unetched edges of the polycrystalline silicon material under the masking layer; doping the exposed edges of the unetched polycrystalline silicon layer to form a narrow line of doped polycrystalline silicon in the polycrystalline silicon layer, the doping step forming a doped oxide on the apertured masking material and exposed second oxide layer; etching the doped oxide, the apertured masking material, and the exposed portions of the plural level insulator layer to expose the doped and undoped portions of the polycrystalline silicon layer and unmasked portions of the silicon body; forming a second masking layer over the doped and undoped portions of the polycrystalline silicon layer and over the exposed portions of the silicon body; forming a third apertured masking layer over selected portions of the second masking layer to mask at least the doped portions of the polycrystalline silicon layer and the exposed portions of the silicon body; etching the exposed portions of the second masking layer to expose only the undoped portions of the polysilicon layer; selectively etching the undoped portions of the polycrystalline silicon layer; removing the second and third masking layers to expose the masked portions of the silicon body and the plural insulator layer; and removing the remaining exposed portions of the plural insulator layer.
Claim 2
Independent Claim 292 words
A method of manufacturing a semiconductor device, comprising the steps of: providing a semiconductor body having a boundary surface; growing a first layer of oxide on the boundary surface; depositing a layer of silicon nitride on the oxide layer; growing a second layer of silicon oxide on the nitride layer; depositing a layer of polycrystalline silicon on the oxide layer; depositing a layer of apertured masking material on the polycrystalline silicon layer; etching unmasked portions of the polycrystalline silicon layer to expose the unetched edges of the polycrystalline silicon material under the masking layer; doping the exposed edges of the unetched polycrystalline silicon layer to form a narrow line of doped polycrystalline silicon in the polycrystalline silicon layer, the doping step forming a doped oxide on the apertured masking material and exposed second oxide layer; etching the doped oxide, the apertured masking material, and the exposed portions of the plural level insulator layer to expose the doped and undoped portions of the polycrystalline silicon layer and unmasked portions of the silicon body; forming a second masking layer over the doped and undoped portions of the polycrystalline silicon layer and over the exposed portions of the silicon body; forming a third apertured masking layer over selected portions of the second masking layer to mask at least the doped portions of the polycrystalline silicon layer and the exposed portions of the silicon body; etching the exposed portions of the second masking layer to expose only the undoped portions of the polysilicon layer; selectively etching the undoped portions of the polycrystalline silicon layer; removing the second and third masking layers to expose the masked portions of the silicon body and the plural insulator layer; and removing the remaining exposed portions of the plural insulator layer.
Claim 3
Dependent Claim 38 words
The method in accordance with claim 1 comprising the further steps of: providing a substrate of insulative material selected from the group consisting of sapphire, monocrystalline beryllium and spinel; and forming the silicon body on the insulative substrate.
Claim 4
Independent Claim 30 words
The method in accordance with claims 1 or 2, in which: the first and second layers of oxide and the nitride layer have a total thickness of about 100-200 angstroms.
Claim 5
Dependent Claim 26 words
The method in accordance with claim 3, in which: the first oxide layer is a thermally grown silicon oxide having a thickness of about 50-100 angstroms.
Claim 6
Dependent Claim 33 words
The method in accordance with claim 4, in which: the silicon nitride layer has a thickness of about 50-100 angstroms; and the second silicon oxide layer has a thickness of about 15-20 angstroms.

References Cited (Backward Citations)

US3967981A Cited
US3783047A Cited
US3738880A Cited
US3903325A Cited
JPS4831034A Cited
US4051273A Cited
US4124833A Cited
US4151537A Cited
DE2723501A1 Cited
US4162504A Cited
US4201603A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-02-01 1985-08-03 1986-02-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-02-01 1989-08-03 1990-02-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-02-01 1993-08-03 1994-02-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag