US6233185B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Wafer level burn-in of memory integrated circuits
Assignee: Round Rock Research LLC
•
Filing: 1999-02-25
•
Granted: 2001-05-15
•
Expires: 2019-02-25
Abstract
Abstract A memory self-stress mode capable of use during wafer burn-in such as for dynamic random access memory (DRAM) integrated circuits. A burn-in power supply voltage and ground voltage delivered to a common node of a plurality of memory cell storage capacitors and to an equilibrate node coupled to bit lines. An all row high test cycles word lines between a binary low logic level and a binary high logic level, thereby stressing the dielectric of the memory cell storage capacitors by imposing stress voltages of differing polarity. A half row high test cycles alternate word lines of a word line sequence thereby stressing undesired short circuit connections between adjacent word lines.
Inventors
- 👤 Ray Beffa
- 👤 Leland R. Nevill
- 👤 Warren M. Farnworth
- 👤 Eugene H. Cloud
- 👤 William K. Waller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 21:06
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/006; G11C29/04; G11C29/50; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C29/08; G11C29/12; G11C2029/1202
Claims Analysis
Total Claims: 34
Claim 1
Independent Claim
104 words
A system for stress testing a memory integrated circuit die, the memory integrated circuit die including a plurality of memory cells, a plurality of bit lines, a sequence of word lines, and a common node, with each memory cell coupled to one of the bit lines, one of the word lines and the common node, the system comprising: a voltage source having a polarity and a burn-in voltage differential, the voltage source coupled across the common node and a corresponding bit line for a memory cell, wherein the voltage source supplies a burn-in voltage to alternate word lines of the sequence of word lines.
Claim 2
Independent Claim
104 words
A system for stress testing a memory integrated circuit die, the memory integrated circuit die including a plurality of memory cells, a plurality of bit lines, a sequence of word lines, and a common node, with each memory cell coupled to one of the bit lines, one of the word lines and the common node, the system comprising: a voltage source having a polarity and a burn-in voltage differential, the voltage source coupled across the common node and a corresponding bit line for a memory cell, wherein the voltage source supplies a burn-in voltage to alternate word lines of the sequence of word lines.
Claim 3
Dependent Claim
15 words
The system of claim 1 , wherein the polarity is reversed one or more times.
Claim 4
Dependent Claim
45 words
The system of claim 1 , wherein the voltage source includes a burn-in power supply node on the memory integrated circuit die, the burn-in power supply node being independent of a normal operation voltage source used during normal operation of the memory integrated circuit die.
Claim 5
Dependent Claim
19 words
The system of claim 1 , wherein the voltage source superimposes a clock signal on the burn-in voltage differential.
Claim 6
Independent Claim
111 words
A system for stress testing a memory integrated circuit die, the memory integrated circuit die including a plurality of memory cells, a plurality of bit lines and a sequence of word lines which includes a pair of adjacent word lines, the pair of adjacent word lines including a first word line and a second word line, the plurality of memory cells having a common node and a storage node, the system comprising: a voltage source having a polarity and a burn-in voltage differential, the voltage source coupled across the first word line and the second word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 7
Independent Claim
111 words
A system for stress testing a memory integrated circuit die, the memory integrated circuit die including a plurality of memory cells, a plurality of bit lines and a sequence of word lines which includes a pair of adjacent word lines, the pair of adjacent word lines including a first word line and a second word line, the plurality of memory cells having a common node and a storage node, the system comprising: a voltage source having a polarity and a burn-in voltage differential, the voltage source coupled across the first word line and the second word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 8
Dependent Claim
29 words
The system of claim 5 , wherein the memory integrated circuit die is isolated from the voltage source upon determining insulation between the pair of adjacent word lines fails.
Claim 9
Dependent Claim
38 words
The system of claim 5 , wherein the voltage source is capable of being coupled across the common node and the storage node of one of the memory cells and across one bit line and one word line.
Claim 10
Dependent Claim
30 words
The system of claim 7 , wherein the memory integrated circuit die is isolated from the voltage source upon determining insulation between the common node and the storage node fails.
Claim 11
Dependent Claim
32 words
The system of claim 7 , wherein the memory integrated circuit die is isolated from the voltage source upon determining insulation between the one bit line and the one word line fails.
Claim 12
Dependent Claim
45 words
The system of claim 5 , wherein the voltage source includes a burn-in power supply node on the memory integrated circuit die, the burn-in power supply node being independent of a normal operation voltage source used during normal operation of the memory integrated circuit die.
Claim 13
Dependent Claim
19 words
The system of claim 5 , wherein the voltage source superimposes a clock signal on the burn-in voltage differential.
Claim 14
Independent Claim
117 words
A system for stressing insulation in a memory integrated circuit die, the memory integrated circuit die including a plurality of memory cells, a plurality of bit lines and a sequence of word lines which includes a pair of adjacent word lines, the plurality of memory cells having a common node and a storage node, the system comprising: a voltage source having a polarity and a burn-in voltage differential, the voltage source being coupled across the pair of adjacent word lines, across the common node and the storage node of one of the memory cells, and across one bit line and one word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 15
Independent Claim
117 words
A system for stressing insulation in a memory integrated circuit die, the memory integrated circuit die including a plurality of memory cells, a plurality of bit lines and a sequence of word lines which includes a pair of adjacent word lines, the plurality of memory cells having a common node and a storage node, the system comprising: a voltage source having a polarity and a burn-in voltage differential, the voltage source being coupled across the pair of adjacent word lines, across the common node and the storage node of one of the memory cells, and across one bit line and one word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 16
Dependent Claim
45 words
The system of claim 12 , wherein the voltage source includes a burn-in power supply node on the memory integrated circuit die, the burn-in power supply node being independent of a normal operation voltage source used during normal operation of the memory integrated circuit die.
Claim 17
Dependent Claim
19 words
The system of claim 12 , wherein the voltage source superimposes a clock signal on the burn-in voltage differential.
Claim 18
Independent Claim
116 words
A system for stress testing a memory integrated circuit die, the system comprising: a memory integrated circuit die including: a plurality of memory cells; a plurality of bit lines; a sequence of word lines; and a common node, wherein each memory cell is coupled to one of the plurality of bit lines, one of the sequence of word lines and the common node; and a voltage source coupled across the common node and a corresponding bit line for a memory cell of the memory integrated circuit die, the voltage source having a polarity and a burn-in voltage differential, wherein the voltage source supplies a burn-in voltage to alternate word lines of the sequence of word lines.
Claim 19
Independent Claim
116 words
A system for stress testing a memory integrated circuit die, the system comprising: a memory integrated circuit die including: a plurality of memory cells; a plurality of bit lines; a sequence of word lines; and a common node, wherein each memory cell is coupled to one of the plurality of bit lines, one of the sequence of word lines and the common node; and a voltage source coupled across the common node and a corresponding bit line for a memory cell of the memory integrated circuit die, the voltage source having a polarity and a burn-in voltage differential, wherein the voltage source supplies a burn-in voltage to alternate word lines of the sequence of word lines.
Claim 20
Dependent Claim
15 words
The system of claim 11 , wherein the polarity is reversed one or more times.
Claim 21
Dependent Claim
45 words
The system of claim 11 , wherein the voltage source includes a burn-in power supply node on the memory integrated circuit die, the burn-in power supply node being independent of a normal operation voltage source used during normal operation of the memory integrated circuit die.
Claim 22
Dependent Claim
19 words
The system of claim 11 , wherein the voltage source superimposes a clock signal on the burn-in voltage differential.
Claim 23
Independent Claim
130 words
A system for stress testing a memory integrated circuit die, the system comprising: a memory integrated circuit die including: a plurality of memory cells having a common node and a storage node; a plurality of bit lines; and a sequence of word lines having a pair of adjacent word lines such that the pair of adjacent word lines include a first word line and a second word line, wherein each memory cell is coupled to one of the plurality of bit lines and one of the sequence of word lines; and a voltage source having a polarity and a burn-in voltage differential, the voltage source coupled across the first word line and the second word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 24
Independent Claim
130 words
A system for stress testing a memory integrated circuit die, the system comprising: a memory integrated circuit die including: a plurality of memory cells having a common node and a storage node; a plurality of bit lines; and a sequence of word lines having a pair of adjacent word lines such that the pair of adjacent word lines include a first word line and a second word line, wherein each memory cell is coupled to one of the plurality of bit lines and one of the sequence of word lines; and a voltage source having a polarity and a burn-in voltage differential, the voltage source coupled across the first word line and the second word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 25
Dependent Claim
29 words
The system of claim 19 , wherein the memory integrated circuit die is isolated from the voltage source upon determining insulation between the pair of adjacent word lines fails.
Claim 26
Dependent Claim
38 words
The system of claim 19 , wherein the voltage source is capable of being coupled across the common node and the storage node of one of the memory cells and across one bit line and one word line.
Claim 27
Dependent Claim
30 words
The system of claim 21 , wherein the memory integrated circuit die is isolated from the voltage source upon determining insulation between the common node and the storage node fails.
Claim 28
Dependent Claim
32 words
The system of claim 21 , wherein the memory integrated circuit die is isolated from the voltage source upon determining insulation between the one bit line and the one word line fails.
Claim 29
Dependent Claim
45 words
The system of claim 19 , wherein the voltage source includes a burn-in power supply node on the memory integrated circuit die, the burn-in power supply node being independent of a normal operation voltage source used during normal operation of the memory integrated circuit die.
Claim 30
Dependent Claim
19 words
The system of claim 19 , wherein the voltage source superimposes a clock signal on the burn-in voltage differential.
Claim 31
Independent Claim
161 words
A system for stressing insulation in a memory integrated circuit die, the system comprising: a memory integrated circuit die including: a plurality of memory cells having a common node and a storage node; a plurality of bit lines operatively coupled to the plurality of memory cells; and a sequence of word lines operatively coupled to the plurality of memory cells and the plurality of bit lines, the sequence of word line having a pair of adjacent word lines. wherein each memory cell is coupled to one of the plurality of bit lines and one of the sequence of word lines; and a voltage source having a polarity and a burn-in voltage differential, the voltage source being coupled across the pair of adjacent word lines, across the common node and the storage node of one of the memory cells, and across one bit line and one word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 32
Independent Claim
161 words
A system for stressing insulation in a memory integrated circuit die, the system comprising: a memory integrated circuit die including: a plurality of memory cells having a common node and a storage node; a plurality of bit lines operatively coupled to the plurality of memory cells; and a sequence of word lines operatively coupled to the plurality of memory cells and the plurality of bit lines, the sequence of word line having a pair of adjacent word lines. wherein each memory cell is coupled to one of the plurality of bit lines and one of the sequence of word lines; and a voltage source having a polarity and a burn-in voltage differential, the voltage source being coupled across the pair of adjacent word lines, across the common node and the storage node of one of the memory cells, and across one bit line and one word line, wherein the voltage source is operable for reversing the polarity one or more times.
Claim 33
Dependent Claim
45 words
The system of claim 26 , wherein the voltage source includes a burn-in power supply node on the memory integrated circuit die, the burn-in power supply node being independent of a normal operation voltage source used during normal operation of the memory integrated circuit die.
Claim 34
Dependent Claim
19 words
The system of claim 26 , wherein the voltage source superimposes a clock signal on the burn-in voltage differential.
References Cited (Backward Citations)
US4281449A
Cited
US5294776A
Cited
US5047711A
Cited
US5298433A
Cited
US5307010A
Cited
US5279975A
Cited
US5391892A
Cited
US5461328A
Cited
US5241266A
Cited
US5457400A
Cited
US5489538A
Cited
US5438175A
Cited
US5363334A
Cited
US5898629A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-05-14 | 2004-11-13 | 2005-05-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-05-14 | 2008-11-13 | 2009-05-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-05-14 | 2012-11-13 | 2013-05-15 | $7700.00 | Window Closed / Lapsed |