Patent US3360162A successfully refreshed from Google Patents.
US4281449A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for qualifying biased burn-in integrated circuits on a wafer level
Assignee: Intersil Corp
•
Filing: 1979-12-21
•
Granted: 1981-08-04
•
Expires: 1999-12-21
Abstract
Abstract Integrated circuits in dice on a wafer are biased burn-in qualified by providing two sets of conductors connected to each die by fusible elements, biasing the dice using said conductors during the high temperature burn-in, testing the fusible elements, removing the conductors, and testing the circuits.
Inventors
- 👤 Kenneth A. Ports
- 👤 Thomas R. St. Clair
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:25
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2855; G01R31/2856; G01R31/282; G01R31/2831; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49004
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
89 words
A method for qualifying biased burn-in integrated circuits at a wafer level comprising: forming a first and a second discrete conductor on said wafer, each connected to each die on said wafer and at least one of said conductors being connected to each die by a fusible element; electrically biasing said conductors; heating said wafer at a high, burn-in temperature while electrically biased; testing the condition of the fusible elements and marking defectively connected dice; removing said conductors; and testing the circuitry on said dice and marking defective dice.
Claim 2
Independent Claim
89 words
A method for qualifying biased burn-in integrated circuits at a wafer level comprising: forming a first and a second discrete conductor on said wafer, each connected to each die on said wafer and at least one of said conductors being connected to each die by a fusible element; electrically biasing said conductors; heating said wafer at a high, burn-in temperature while electrically biased; testing the condition of the fusible elements and marking defectively connected dice; removing said conductors; and testing the circuitry on said dice and marking defective dice.
Claim 3
Dependent Claim
34 words
A method according to claim 1 wherein said heating is at a temperature in the range of 125° C. to 135° C. for a period in the range of 168 to 117 hours respectively.
Claim 4
Dependent Claim
41 words
A method according to claim 1 wherein forming said conductors includes forming contact apertures in an insulative layer of the wafer, forming conductors on said insulative layer, and interconnecting said conductors and said dice via said apertures with said fusible elements.
Claim 5
Dependent Claim
31 words
A method according to claim 3 including removing said insulative layer underlying said conductors to expose scribe areas of the wafer and breaking said wafer into dice after the circuit testing.
Claim 6
Independent Claim
121 words
A method for qualifying biased burned-in integrated circuits at the wafer level comprising: forming a first plurality of conductors on a wafer connected to a first electrode; forming a second plurality of connectors on said wafer connected to a second electrode; interconnecting each dice on said wafer to at least one conductor of each of said first and second plurality of conductors by at least one fusible element per die; electrically biasing said dice on said wafer via said electrodes; heating said wafer at a sufficiently high temperature for a sufficient amount of time to perform a burn-in while electrically biased; testing said fusible elements and marking defectively connected dice; and testing the circuit on said dice and marking defective circuits.
Claim 7
Independent Claim
121 words
A method for qualifying biased burned-in integrated circuits at the wafer level comprising: forming a first plurality of conductors on a wafer connected to a first electrode; forming a second plurality of connectors on said wafer connected to a second electrode; interconnecting each dice on said wafer to at least one conductor of each of said first and second plurality of conductors by at least one fusible element per die; electrically biasing said dice on said wafer via said electrodes; heating said wafer at a sufficiently high temperature for a sufficient amount of time to perform a burn-in while electrically biased; testing said fusible elements and marking defectively connected dice; and testing the circuit on said dice and marking defective circuits.
Claim 8
Dependent Claim
75 words
The method according to claim 5 wherein forming said first and second plurality conductors and first and second electrodes includes forming contact apertures in an insulative layer of said wafer to all contact points of the circuits on said dice except for the area over which the first and second electrodes will be formed, and applying a conductive layer to said wafer and patterning said conductive layer to form said conductors, electrodes and fusible elements.
Claim 9
Dependent Claim
28 words
The method according to claim 6 wherein said conductive layer is patterned such that said first and second plurality of electrodes lie over the area between the dice.
Claim 10
Dependent Claim
39 words
A method according to claim 7 including removing said conductors and the underlying insulative layer to expose the scribe areas of the wafers between said dice before circuit testing and breaking said wafer into said die after circuit testing.
Claim 11
Dependent Claim
23 words
A method according to claim 5 including removing said first and second plurality of conductors after fusible element testing and before circuit testing.
Claim 12
Dependent Claim
36 words
A method according to claim 5 wherein said temperature of burn-in in the range of 125° C. to 135° C. and the period of burning is in the range of 168 hours to 117 hours respectively.
References Cited (Backward Citations)
US3303400A
Cited
US3493481A
Cited
US3634930A
Cited
US3656058A
Cited
US3710251A
Cited
US3803483A
Cited
US3755888A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-08-03 | 1985-02-02 | 1985-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-08-03 | 1989-02-02 | 1989-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-08-03 | 1993-02-02 | 1993-08-04 | $7700.00 | Window Closed / Lapsed |