Patent US1722861A successfully refreshed from Google Patents.
Patent US6177723B1 successfully refreshed from Google Patents.
US6177723B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit package and flat plate molding process for integrated circuit package
Assignee: Texas Instruments Inc
•
Filing: 1997-12-17
•
Granted: 2001-01-23
•
Expires: 2017-12-17
Abstract
Abstract An integrated circuit package having a top opening and a cavity, with a chip adhered in the cavity. The top opening has routing strips electrically connecting the top opening with the outer surface. The routing strips are electronically connected to bonding pads located in a central area of the chip. Following assembly of the components, the top opening and the cavity are encapsulated in a molding process. A method is provided for forming a substantially flat integrated circuit package.
Inventors
- 👤 Kian Teng Eng
- 👤 Min Yu Chan
- 👤 Jing Sua Goh
- 👤 Boon Pew Chan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 11:02
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W76/00; H10W76/40; H10W76/42; H10W76/47; H10W72/00; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/547; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/851; H10W72/853; H10W72/865; H10W72/90; H10W72/931; H10W72/932; H10W72/941; H10W72/944; H10W72/9445; H10W72/951; H10W74/00; H10W90/00; H10W90/701; H10W90/731; H10W90/734; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
182 words
An integrated circuit package, comprising: a base layer having an opening, to form a cavity, a second layer extending into the cavity, a third layer extending into the cavity, and an outer surface; routing strips integral with the second layer, the routing strips extending into the cavity; first electrical connections electrically connecting the routing strips with the outer surface; at least one bus bar integral with the third layer, extending into the top opening; at least one second electrical connection electrically connecting the bus bar with the outer surface; a chip adhered in the cavity, to the under side of said third layer, the chip having bonding pads located in a central area of the chip; first wire bonding located in the cavity and electrically connecting at least one first bonding pad with at least one routing strip; second wire bonding located in the cavity and electrically connecting at least one second bonding pad with the at least one bus bar; and encapsulant filling the cavity to form a substantially flat integrated circuit package having parallel upper and lower planar encapsulant surfaces.
Claim 2
Dependent Claim
182 words
An integrated circuit package, comprising: a base layer having an opening, to form a cavity, a second layer extending into the cavity, a third layer extending into the cavity, and an outer surface; routing strips integral with the second layer, the routing strips extending into the cavity; first electrical connections electrically connecting the routing strips with the outer surface; at least one bus bar integral with the third layer, extending into the top opening; at least one second electrical connection electrically connecting the bus bar with the outer surface; a chip adhered in the cavity, to the under side of said third layer, the chip having bonding pads located in a central area of the chip; first wire bonding located in the cavity and electrically connecting at least one first bonding pad with at least one routing strip; second wire bonding located in the cavity and electrically connecting at least one second bonding pad with the at least one bus bar; and encapsulant filling the cavity to form a substantially flat integrated circuit package having parallel upper and lower planar encapsulant surfaces.
Claim 3
Dependent Claim
147 words
An integrated circuit package, comprising: a base layer having a cavity, and an outer surface; routing strips integral with the base layer and extending into the cavity, the routing strips electrically connecting the cavity with the outer surface; a chip having its upper perimeter adhered to the under side of a ledge extending into the cavity, in the cavity, the chip having bonding pads located in a central area of the chip; wire bonding electrically connecting at least one of said bonding pads with at least one routing strip; encapsulant filling the top opening and the cavity to form a substantially flat integrated circuit package; and at least one bus bar integral with the base layer and extending into the cavity and electrically connecting the cavity with the outer surface; and wire bonding electrically connecting the at least one bus bar with at least one bonding pad.
Claim 4
Dependent Claim
147 words
An integrated circuit package, comprising: a base layer having a cavity, and an outer surface; routing strips integral with the base layer and extending into the cavity, the routing strips electrically connecting the cavity with the outer surface; a chip having its upper perimeter adhered to the under side of a ledge extending into the cavity, in the cavity, the chip having bonding pads located in a central area of the chip; wire bonding electrically connecting at least one of said bonding pads with at least one routing strip; encapsulant filling the top opening and the cavity to form a substantially flat integrated circuit package; and at least one bus bar integral with the base layer and extending into the cavity and electrically connecting the cavity with the outer surface; and wire bonding electrically connecting the at least one bus bar with at least one bonding pad.
Claim 5
Dependent Claim
37 words
The integrated circuit package of claim 2 , wherein the cavity is open to the top of the base such that the central area of the chip having the bonding pads is accessible through the top opening.
Claim 6
Dependent Claim
18 words
The integrated circuit package of claim 2 , wherein the wire bonding is located entirely in the cavity.
Claim 7
Dependent Claim
38 words
The integrated circuit package of claim 2 , further comprising at least one solder ball located on the outer surface; and wherein the at least one solder ball is electrically connected with the at least one bus bar.
Claim 8
Dependent Claim
25 words
The integrated circuit package of claim 2 , wherein the base comprises at least one third layer having the at least one bus bar thereon.
Claim 9
Dependent Claim
24 words
The integrated circuit package of claim 2 , wherein the cavity depth is greater than the combined thickness of the chip and the adhesive.
Claim 10
Dependent Claim
53 words
The integrated circuit package of claim 2 , wherein the base has a top surface and a bottom surface; and wherein the encapsulant fills the top opening to form a substantially flat surface with the top surface and the encapsulant sills the cavity to form a substantially flat surface with the bottom surface.
Claim 11
Dependent Claim
37 words
The integrated circuit package of claim 2 , further comprising at least one solder ball located on the outer surface; and wherein the at least one solder ball is electrically connected with at least one routing strip.
References Cited (Backward Citations)
US3179913A
Cited
US3370203A
Cited
US3459998A
Cited
US3904934A
Cited
US4288841A
Cited
US4646128A
Cited
US4823233A
Cited
US4502098A
Cited
US4574331A
Cited
US5019945A
Cited
US4727410A
Cited
US4868712A
Cited
US4862249A
Cited
US4953005A
Cited
US5016138A
Cited
US4833568A
Cited
US4996587A
Cited
US5583378A
Cited
US5672909A
Cited
US5739585A
Cited
US5796170A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-01-23 | 2004-07-24 | 2005-01-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-01-23 | 2008-07-24 | 2009-01-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-01-23 | 2012-07-24 | 2013-01-23 | $7700.00 | Window Closed / Lapsed |